

Integrated Device Technology, Inc.

# HIGH-SPEED CMOS DATA BOOK

©1985 Integrated Device Technology, Inc.

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data book in order to improve design or performance and to supply the best possible product.

3236 Scott Boulevard, Santa Clara, California 95054  
Telephone: (408)727-6116 • TWX: 910-338-2070 • FAX: (408) 988-3029  
Printed in U.S.A. 6/85

---



---

## INTRODUCTION

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the '80s and beyond. That technology is high-speed CMOS. Integrated Device Technology, Inc. is a company totally predicated on and dedicated to implementing high-performance CMOS products to lead this dramatic change.

From our early beginning with the introduction of the industry's fastest CMOS 2Kx8 static RAM, we have grown to a company with three divisions producing a wide range of high-speed CMOS circuits. Our Static RAM Division operates from a new 100,000 square foot facility in Salinas, California, housing an ultra-modern 25,000 square foot clean room, Fab II. The Subsystems Division headquarters, located in Santa Clara, California, houses our advanced vapor phase surface mounting manufacturing line as well as our U.S. monolithic assembly area. The Digital Signal Processing (DSP) Division operates from our corporate headquarters facility, also located in Santa Clara, utilizing its state-of-the-art Fab I clean room.

IDT's goal is to provide you, the user, with a continuing series of high-speed, low-power IC solutions to your system design needs. We hope to make your systems far superior to previous generations in performance, reliability, cost, weight and size.

We are committed to providing you with advanced products produced with leading edge technology. The products in this data book utilize our proprietary technology — CEMOS™ — which employs gate lengths down to 1.2 microns. A more in-depth discussion of our process is presented in the section entitled "Leading Edge CEMOS Technology."

Our commitment, however, extends beyond state-of-the-art technology and advanced products to encompass an exacting reliability and quality level, a factor equally critical to you. All of the military grade products that we manufacture meet or exceed the stringent criteria of the applicable military standard specifications. All IDT products are burned-in and a continuous program of environmental and life-testing per MIL-STD-883, Method 5005 is maintained on each product family. Tables showing military screening flows and quality conformance testing are included following the data sheet pages of this book.

This data book is a snapshot in time of our ever expanding high-speed CMOS product family. Please contact us for an update on our new product introductions.

We are dedicated to delivering these high-quality advanced products to you in a timely manner. If you're producing state-of-the-art equipment, we may be able to help solve some of your problems.

## LEADING EDGE CEMOS TECHNOLOGY

CEMOS, the proprietary oxide-isolated silicon-gate technology of Integrated Device Technology, Inc. is the leading edge of new high-speed CMOS processes. Our original CEMOS I process employed 2.5 micron geometries, double-poly construction and dual-well structures. It combined the high packing density of N-channel technology and the greater bus line driveability of bipolar structures with the low power consumption and high-reliability of CMOS devices. The result — the high noise immunity, quiescent power dissipation and wide operating temperature range of CMOS — with speeds comparable to Schottky TTL.

In addition, the dual-well design of CEMOS provides built-in immunity to alpha particles, virtually eliminating induced soft errors. This construction technique also suppresses punch-through and minimizes junction capacitance. The latchup phenomenon of older CMOS processes has been all but eliminated through a combination of careful design layout and proprietary techniques.

Our newest technology—CEMOS II—incorporates all of these same features, but it provides significant performance advances. CEMOS II greatly increases the level of integration possible and provides even faster speeds by reducing gate lengths. (See chart below.) The initial reduction to 2 microns in the CEMOS IIA version of the process was followed by a further scaling to 1.5 microns at the CEMOS IIB level and a final reduction to 1.2 microns with CEMOS IIC.

This aggressive new process utilizes sophisticated processing techniques including direct step on wafer (DSW) alignment printing and dry etching. The basis for the process, however, is the tremendous advantage gained through years of CEMOS I production experience. We consider this to be an invaluable edge over potential competitors who may not have shared the same high-speed CMOS learning curve experiences.

As with CEMOS I, our newest technology is a highly manufacturable production process that does not depend on exotic process techniques or one-of-a-kind wafer fabrication equipment. Readily produceable die sizes are achieved through the use of the fine line geometries and double polysilicon layers.

In general, there is a trend towards smaller, lighter, more trouble-free systems in all applications areas. Our CEMOS products contribute to significantly reducing system size and weight. Reducing power supply costs, eliminating expensive cooling equipment and associated enclosure openings and dust filters through the use of our products could create smaller, lighter, more reliable systems that are more likely to operate maintenance-free for years.

## MAINTAINING LEADING-EDGE TECHNOLOGY

The chart below — showing our evolution from the company's original CEMOS I technology to CEMOS II and CEMOS III — depicts the continuous research and development efforts that we expend to maintain our technological leadership in high-speed CMOS.

CEMOS TECHNOLOGY	MINIMUM <sup>(1)</sup> FEATURE SIZE (MICRONS)	FASTEST SPEED 4Kx4 SRAM COM'L ACCESS TIME (ns)	PRODUCT AVAILABILITY
I	2.5	45	Since 1982
IIA	2.0	35 <sup>(2)</sup>	NOW <sup>(2)</sup>
IIB	1.5	30	NOW
IIC	1.2	25	NOW
IIIA	1.0	SUB 20	FUTURE

### NOTES:

1. There are many claims and counter claims in this area of minimum feature size. We are using here a conservative approach, i.e. the gate length as physically measured on a scanning electron microscope.
2. Estimate — not manufactured in CEMOS IIA. Our 4Kx4 static RAM is used as a typical product to illustrate the figures of merit of this constant drive for ever higher performance standards.

---

## TABLE OF CONTENTS

CONTENTS	PAGE
Introduction .....	i
Leading Edge CMOS Technology .....	ii
Table of Contents .....	iii
Static RAM Selector Guide .....	v
Digital Signal Processing Selector Guide .....	vi
Memory Interface Logic Selector Guide .....	vii
Subsystems Selector Guide .....	ix
HIGH-SPEED CMOS STATIC RAM PRODUCTS .....	1-1
Static RAM Family Tree .....	1-2
IDT6167A 16K (16Kx1) Static RAM .....	1-3
IDT6167 16K (16Kx1) Static RAM .....	1-4
IDT6168A 16K (4Kx4) Static RAM .....	1-11
IDT6168 16K (4Kx4) Static RAM .....	1-17
IDT71681A/71682A 16K (4Kx4) Static RAM .....	1-24
IDT71681/71682 16K (4Kx4) Static RAM .....	1-31
IDT6116 16K (2Kx8) Static RAM .....	1-39
IDT7187 64K (64Kx1) Static RAM .....	1-47
IDT7188 64K (16Kx4) Static RAM .....	1-52
IDT7198 64K (16Kx4) Static RAM .....	1-57
IDT71981/71982 64K (16Kx4) Static RAM .....	1-63
IDT7164 64K (8Kx8) Static RAM .....	1-65
IDT7130 8K (1Kx8) Dual Port Static RAM .....	1-67
IDT7132 16K (2Kx8) Dual Port Static RAM .....	1-76
HIGH-SPEED CMOS DIGITAL SIGNAL PROCESSING PRODUCTS .....	2-1
Digital Signal Processing Family Tree .....	2-2
IDT7216/7217 16x16 Parallel Multiplier .....	2-3
IDT7212/7213 12x12 Parallel Multiplier .....	2-12
IDT7210/7243 16x16 Parallel Multiplier-Accumulator .....	2-21
IDT7209 12x12 Parallel Multiplier-Accumulator .....	2-27
IDT7201/7202 (512x9 & 1024x9) Parallel In-Out FIFO .....	2-33
HIGH-SPEED CMOS MEMORY INTERFACE LOGIC PRODUCTS .....	3-1
Memory Interface Logic Family Tree .....	3-2
IDT54/74FCT138 1-of-8 Decoder .....	3-3
IDT54/74FCT139 Dual 1-of-4 Decoder .....	3-6
IDT54/74FCT182 Carry Lookahead Generator .....	3-9
IDT54/74FCT240 Octal Buffer/Line Driver .....	3-12
IDT54/74FCT244 Octal Buffer/Line Driver .....	3-15
IDT54/74FCT245 Non-Inverting Buffer Transceiver .....	3-18
IDT54/74FCT273 Octal D Flip-Flop .....	3-21
IDT54/74FCT299 8-Input Universal Shift Register .....	3-24
IDT54/74FCT373 Octal Transparent Latch .....	3-27
IDT54/74FCT374 Octal D Register (3-State) .....	3-30
IDT54/74FCT377 Octal D Flip-Flop w/Clock Enable .....	3-33
IDT54/74FCT521 8-Bit Identity Comparator .....	3-36

---

## TABLE OF CONTENTS (CONT'D.)

CONTENTS	PAGE
HIGH-SPEED CMOS MEMORY INTERFACE LOGIC PRODUCTS (CONT'D.)	
IDT54/74FCT533 Octal Transparent Latch .....	3-39
IDT54/74FCT534 Octal D Flip-Flop (3-State) .....	3-42
IDT54/74FCT640 Octal Inverting Buffer Transceiver .....	3-45
IDT54/74FCT645 Non-Inverting Buffer Transceiver .....	3-48
IDT54/74AHCT138 1-of-8 Decoder .....	3-51
IDT54/74AHCT139 Dual 1-of-4 Decoder .....	3-54
IDT54/74AHCT182 Carry Lookahead Generator .....	3-57
IDT54/74AHCT240 Octal Buffer/Line Driver .....	3-60
IDT54/74AHCT244 Octal Buffer/Line Driver .....	3-63
IDT54/74AHCT245 Non-Inverting Buffer Transceiver .....	3-66
IDT54/74AHCT273 Octal D Flip-Flop .....	3-69
IDT54/74AHCT299 8-Input Universal Shift Register .....	3-72
IDT54/74AHCT373 Octal Transparent Latch .....	3-75
IDT54/74AHCT374 Octal D Register (3-State) .....	3-78
IDT54/74AHCT377 Octal D Flip-Flop w/Clock Enable .....	3-81
IDT54/74AHCT521 8-Bit Identity Comparator .....	3-84
IDT54/74AHCT533 Octal Transparent Latch .....	3-87
IDT54/74AHCT534 Octal D Flip-Flop (3-State) .....	3-90
IDT54/74AHCT640 Octal Inverting Buffer Transceiver .....	3-93
IDT54/74AHCT645 Non-Inverting Buffer Transceiver .....	3-96
IDT54/74FCT and IDT54/74AHCT Family Test Circuits and Waveforms .....	3-99
HIGH-SPEED CMOS SUBSYSTEMS PRODUCTS .....	4-1
Subsystems Family Tree .....	4-2
IDT7M164 64K (64Kx1) Static RAMPAK .....	4-3
IDT7M464/8M464 64K (16Kx4) Static RAMPAK .....	4-8
IDT7M864/8M864 64K (8Kx8) Static RAMPAK .....	4-13
IDT7M856 256K (32Kx8) Static RAMPAK .....	4-18
IDT7M656 256K (16Kx16, 32Kx8 or 64Kx4) Static RAMPAK .....	4-24
IDT7M812/912 512K (64Kx8 or 64Kx9) Static RAMPAK .....	4-30
IDT7M624 Megabit (64Kx16, 128Kx8 or 256Kx4) Static RAMPAK .....	4-31
IDT7M134/135 128K (8Kx8 & 16Kx8) Dual Port RAM Module .....	4-32
IDT7M203/204 (2Kx9 & 4Kx9) Parallel In-Out FIFO Module .....	4-34
GENERAL INFORMATION .....	5-1
Military Flow .....	5-2
Packaging Diagrams .....	5-3
Ordering Information .....	5-10
Factory Direct Offices, Domestic and International Representatives, Authorized Distributors .....	5-11



Integrated Device Technology, Inc.

# SELECTOR GUIDE

## IDT HIGH-SPEED STATIC RAM SELECTOR GUIDE

PART NUMBER	ORGANIZATION	MAXIMUM SPEEDS (NS)		POWER (TYP)		PACKAGE	FEATURE/AVAILABILITY
		MIL	COM'L	OPER	STANDBY		
<b>HIGH-SPEED STATIC RAMS</b> IDT7198 64K	16K x 4	45	45	300mW	30 $\mu$ W	24-Pin THINDIP, 28-Pin LCC	<ul style="list-style-type: none"> <li>Output Enable (<math>\overline{OE}</math>) pin available for added system flexibility</li> <li>Multiple chip selects (<math>\overline{CS}_1, \overline{CS}_2</math>) simplify system design and operation</li> <li>Available now</li> </ul>
IDT7188 64K	16K x 4	45	45	300mW	30 $\mu$ W	22-Pin DIP	<ul style="list-style-type: none"> <li>Industry standard pinout</li> <li>Available now</li> </ul>
IDT7187 64K	64K x 1	45	35	250mW	30 $\mu$ W	22-Pin DIP, 28-Pin LCC	<ul style="list-style-type: none"> <li>Industry standard pinouts</li> <li>Available now</li> </ul>
IDT7164 64K	8K x 8	70	55	250mW	30 $\mu$ W	28-Pin DIP, 32-Pin LCC	<ul style="list-style-type: none"> <li>Industry standard pinouts</li> <li>Available 4Q85</li> </ul>
IDT6116 16K	2K x 8	55	55	160mW	20 $\mu$ W	24-Pin THINDIP, 24-Pin DIP, 28- & 32-Pin LCC, 24-Lead Flatpack	<ul style="list-style-type: none"> <li>Chip select access time of 50ns</li> <li>Available now</li> </ul>
IDT71681A/82A IDT71681/82 16K	4K x 4	35 55	25 45	225mW 225mW	10 $\mu$ W 10 $\mu$ W	24-Pin THINDIP, 28-Pin LCC	<ul style="list-style-type: none"> <li>Separate data inputs and outputs</li> <li>IDT71681 outputs track inputs during write mode</li> <li>IDT71682 high impedance during write mode</li> <li>Available now</li> </ul>
IDT6168A IDT6168 16K	4K x 4	35 55	25 45	225mW 225mW	10 $\mu$ W 10 $\mu$ W	20-Pin DIP, 20-Pin LCC, 20-Lead Flatpack	<ul style="list-style-type: none"> <li>Bidirectional data input and output</li> <li>Available now</li> </ul>
IDT6167A IDT6167 16K	16K x 1	35 55	25 45	200mW 125mW	10 $\mu$ W 10 $\mu$ W	20-Pin DIP, 20-Pin LCC, 20-Lead Flatpack	<ul style="list-style-type: none"> <li>Separate data input and output</li> <li>55ns mil. and 45ns com'l available now</li> <li>35ns mil. and 25ns com'l available 3Q85</li> </ul>
<b>DUAL PORT RAMS</b> IDT7132 16K	2K x 8	100	90	325mW	1mW	48-Pin DIP, 48-Pin LCC	<ul style="list-style-type: none"> <li>On-chip arbitration logic</li> <li>Fully asynchronous operation from either port</li> <li>Available now</li> </ul>
IDT7130 8K	1K x 8	100	90	325mW	1mW	48-Pin DIP, 48-Pin LCC	<ul style="list-style-type: none"> <li>On-chip arbitration logic</li> <li>Fully asynchronous operation from either port</li> <li>Available now</li> </ul>

**NOTE:**

1. All IDT static RAMS have 2V data retention battery backup.



Integrated Device Technology, Inc.

# SELECTOR GUIDE

## IDT HIGH-SPEED CMOS DIGITAL SIGNAL PROCESSING SELECTOR GUIDE

PART NUMBER	ORGANIZATION	INDUSTRY STANDARD EQUIV.	PACKAGE TYPE	SPEED (MAX ns)		I <sub>CC</sub> (MAX mA)		STANDBY CURRENT (MAX mA)		FEATURE
				COM'L	MIL	COM'L	MIL	COM'L	MIL	
IDT7216	16 x 16 Multiplier	AM 29516 MPY016H/K	64-PIN DIP	55	70					<ul style="list-style-type: none"> <li>IDT7216 has separate input and output clock signals</li> <li>User-controlled option for transparent output register mode</li> </ul>
			68-PIN LCC	65	75	80	100	20	25	
			64-LEAD FLATPACK	75	90					
				90	120	60	80	1	2	
			140	185						
IDT7217	16 x 16 Multiplier with single clock architecture	AM29517	64-PIN DIP	55	70					<ul style="list-style-type: none"> <li>IDT7217 has single clock input and separate register enables</li> <li>Three separate register enables for inputs and outputs</li> </ul>
			68-PIN LCC	65	75	80	100	20	25	
			64-LEAD FLATPACK	75	90					
				90	120	60	80	1	2	
			140	185						
IDT7201	512x9 FIFO with half-full flag	MK4501	28-PIN DIP	50	50					<ul style="list-style-type: none"> <li>Empty, full and half-full flags indicate FIFO status</li> </ul>
			32-PIN LCC	65	65	80	100	0.5	0.9	
				80	80					
				120	120					
IDT7202	1024x9 FIFO with half-full flag	Proprietary	28-PIN DIP	50	50					<ul style="list-style-type: none"> <li>Fully expandable by word-width and depth</li> <li>Retransmit pin to reread data beginning at first location</li> </ul>
			32-PIN LCC	65	65	80	100	0.5	0.9	
				80	80					
				120	120					
IDT7210	16 x 16 Multiplier/Accumulator with 35-bit output	TDC1010	64-PIN DIP	65	75	120	140	20	25	<ul style="list-style-type: none"> <li>Full 35-bit product output</li> <li>Selectable accumulation, subtraction and rounding</li> </ul>
			68-PIN LCC	75	85	110	130	1	2	
				100	120					
				165	200					
IDT7243	16 x 16 Multiplier/Accumulator with 19-bit output	TDC1043	64-PIN DIP	65	75	120	140	20	25	<ul style="list-style-type: none"> <li>19-bit most significant product output</li> <li>Fully de-multiplexed inputs and outputs</li> </ul>
			68-PIN LCC	75	85	110	130	1	2	
				100	120					
				165	200					
IDT7212	12 x 12 Multiplier	MPY012H	64-PIN DIP	45	55	80	100	20	25	<ul style="list-style-type: none"> <li>User-controlled round and transparent output mode</li> <li>Fully de-multiplexed inputs and outputs for single cycle output</li> </ul>
			68-PIN LCC	70	90	60	80	1	2	
			64-LEAD FLATPACK	115	140					
IDT7213	12 x 12 Multiplier with single clock architecture	Proprietary	64-PIN DIP	45	55	80	100	20	25	<ul style="list-style-type: none"> <li>Three separate register enables for inputs and outputs</li> <li>Format adjust control for two's complement arithmetic</li> </ul>
			68-PIN LCC	70	90	60	80	1	2	
			64-LEAD FLATPACK	115	140					
IDT7209	12 x 12 Multiplier/Accumulator	TDC1009	64-PIN DIP	55	65	120	140	20	25	<ul style="list-style-type: none"> <li>Performs subtraction and double precision addition and multiplication</li> <li>Selectable accumulation, subtraction, rounding, and preloading with 27-bit result</li> </ul>
			68-PIN LCC	65	75	110	130	1	2	
				100	120					
				135	170					





Integrated Device Technology, Inc.

# SELECTOR GUIDE

## IDT HIGH-SPEED CMOS MEMORY INTERFACE SELECTOR GUIDE

PART NUMBER	DESCRIPTION	PACKAGE TYPE	SPEED (ns) COM'L		SPEED (ns) MIL		I <sub>CC</sub> (Max. mA) 10MHz (FCT)		STANDBY I <sub>CC0</sub> (Max. mA)		FEATURES
			TYP.	MAX.	TYP.	MAX.	COM'L	MIL	COM'L	MIL	
IDT54/74 FCT374	FAST™ CMOS Octal D Flip Flop	20-Pin DIP 20-Pin LCC	6.5	10.0	6.5	11.0	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT273	FAST™ CMOS Octal D Flip Flop	20-Pin DIP 20-Pin LCC	7.0	—	7.0	—	—	—	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT299	FAST™ CMOS Octal Universal Shift Register	20-Pin DIP 20-Pin LCC	7.0	10.0	7.0	—	—	—	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT377	FAST™ CMOS Octal D Flip-Flop	20-Pin DIP 20-Pin LCC	7.0	—	7.0	—	—	—	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT534	FAST™ CMOS Octal D Flip-Flop	20-Pin DIP 20-Pin LCC	6.5	10.0	6.5	11.0	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT373	FAST™ CMOS Octal Transparent Latch	20-Pin DIP 20-Pin LCC	5.0	8.0	5.0	8.5	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT533	FAST™ CMOS Octal Transparent Latch	20-Pin DIP 20-Pin LCC	6.0	10.0	6.0	12.0	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT240	FAST™ CMOS Octal Buffer	20-Pin DIP 20-Pin LCC	5.0	8.0	5.0	9.0	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT244	FAST™ CMOS Octal Buffer	20-Pin DIP 20-Pin LCC	4.5	6.5	4.5	7.0	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT245	FAST™ CMOS Octal Bi-directional Transceiver	20-Pin DIP 20-Pin LCC	5.0	7.0	5.0	7.5	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT645	FAST™ CMOS Octal Bi-directional Transceiver	20-Pin DIP 20-Pin LCC	6.0	9.5	6.0	11.0	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT640	FAST™ CMOS Octal Bi-directional Transceiver	20-Pin DIP 20-Pin LCC	6.0	7.0	6.0	8.0	4.5	4.5	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT138	FAST™ CMOS 1-of-8 Decoder	16-Pin DIP 20-Pin LCC	7.0	9.0	7.0	12.0	5.0	5.0	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT139	FAST™ CMOS Dual 1-of-4 Decoder	16-Pin DIP 20-Pin LCC	6.0	9.0	6.0	12.0	5.0	5.0	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 FCT521	FAST™ CMOS 8-bit Comparator	20-Pin DIP 20-Pin LCC	7.0	11.0	7.0	15.0	—	—	2.0	2.0	Same speed and output drive as FAST™, but at CMOS power.
IDT54/74 AHCT374	High-Speed CMOS Octal D Flip-Flop	20-Pin DIP 20-Pin LCC	10.0	16.0	10.0	18.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT273	High-Speed CMOS Octal D Flip-Flop	20-Pin DIP 20-Pin LCC	10.0	15.0	10.0	17.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT299	High-Speed CMOS Universal Shift Register	20-Pin DIP 20-Pin LCC	9.0	—	9.0	—	—	—	—	—	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT377	High-Speed CMOS Octal D Flip-Flop	20-Pin DIP 20-Pin LCC	7.0	—	7.0	—	—	—	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT534	High-Speed CMOS Octal D Flip-Flop	20-Pin DIP 20-Pin LCC	10.0	16.0	10.0	18.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT373	High-Speed CMOS Octal Transparent Latch	20-Pin DIP 20-Pin LCC	10.0	16.0	10.0	19.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT533	High-Speed CMOS Octal Transparent Latch	20-Pin DIP 20-Pin LCC	11.0	19.0	11.0	24.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT240	High-Speed CMOS Octal Buffer	20-Pin DIP 20-Pin LCC	7.0	9.0	7.0	12.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT244	High-Speed CMOS Octal Buffer	20-Pin DIP 20-Pin LCC	7.0	10.0	7.0	13.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.

FAST is a trademark of Fairchild Camera and Instrument.

©1985 Integrated Device Technology, Inc.



Integrated Device Technology, Inc.

# SELECTOR GUIDE

## IDT HIGH-SPEED CMOS MEMORY INTERFACE SELECTOR GUIDE

PART NUMBER	DESCRIPTION	PACKAGE TYPE	SPEED (ns) COM'L		SPEED (ns) MIL		I <sub>CC</sub> (Max. mA) 10MHz (FCT)		STANDBY I <sub>CCQ</sub> (Max. mA)		FEATURES
			TYP.	MAX.	TYP.	MAX.	COM'L	MIL	COM'L	MIL	
IDT54/74 AHCT245	High-Speed CMOS Octal Bi-Directional Transceiver	20-Pin DIP 20-Pin LCC	8.0	10.0	8.0	15.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT645	High-Speed CMOS Octal Bi-Directional Transceiver	20-Pin DIP 20-Pin LCC	8.0	10.0	8.0	15.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT640	High-Speed CMOS Octal Bi-Directional Transceiver	20-Pin DIP 20-Pin LCC	10.0	11.0	10.0	14.0	4.5	4.5	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT138	High-Speed CMOS 1-of-8 Decoder	16-Pin DIP 20-Pin LCC	11.0	22.0	11.0	27.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT139	High-Speed CMOS Dual 1-of-4 Decoder	16-Pin DIP 20-Pin LCC	9.0	20.0	9.0	25.0	2.3	2.3	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.
IDT54/74 AHCT521	High-Speed CMOS 8-bit Comparator	20-Pin DIP 20-Pin LCC	9.0	—	9.0	—	—	—	2.0	2.0	Same speed and output drive as ALS, but at CMOS power.



Integrated Device Technology Inc.

# SELECTOR GUIDE

## IDT HIGH-SPEED CMOS MODULE SELECTOR GUIDE

PART NUMBER	DESCRIPTION	ORGANIZATION	PACKAGE TYPE	I <sub>CC</sub> (MAX mA) COM'L/MIL	I <sub>SB1</sub> STANDBY (MAX mA)		ACCESS TIME (MAX ns)		FEATURES
					COM'L	MIL	COM'L	MIL	
IDT7M164	64K CMOS Static RAMPACK	64K x 1	.300 WIDE 22-PIN DIP	110	1.0	3.6	60 70 100 120	70 85 100	• Static RAM Pinout
IDT7M464	64K CMOS Static RAMPACK	16K x 4	.300 WIDE 22-PIN DIP	200	1.0	3.6	55 65 85	65 85 100	• Static RAM Pinout
IDT8M464	64K CMOS Static RAMPACK	16K x 4	.400 WIDE 22-PIN DIP	200	1.0	3.6	55 65 85	65 85 100	• Low Profile Package
IDT7M864	64K CMOS Static RAMPACK	8K x 8	.600 WIDE 28-PIN DIP	180	1.0	3.6	65 75 85 120 150 200	75 85 120 150 200	• Static RAM Pinout
IDT8M864	64K CMOS Static RAMPACK	8K x 8	.600 WIDE 28-PIN DIP	180	1.0	3.6	65 75 85 120 150 200	75 85 120 150 200	• EPROM Pinout
IDT7M856	256K CMOS Static RAMPACK	32K x 8	.600 WIDE 28-PIN DIP	360	12.0	12.0	60 70 80	75 90 100	• Static RAM Pinout
IDT7M656	256K CMOS Static RAMPACK	16K x 16 32K x 8 64K x 4	.900 WIDE 40-PIN DIP	440	5.0	15.0	55 65 85	65 85 100	• Customer configurable organization
IDT7M624	1 Megabit CMOS Static RAMPACK	64K x 16 128K x 8 256K x 4	.900 WIDE 40-PIN DIP	—	—	—	55 65 85	65 85 100	• Customer configurable organization
IDT7M203	16K CMOS FIFO Module	2K x 9	.600 WIDE 28-PIN DIP	176/230	2.0	3.6	65 100 140	65 100 140	• Pin compatible with 512 x 9 and 1K x 9 FIFOs
IDT7M204	32K CMOS FIFO Module	4K x 9	.600 WIDE 28-PIN DIP	176/230	2.0	3.6	65 100 140	65 100 140	• Pin compatible with 512 x 9 and 1K x 9 FIFOs
IDT7M812	512K CMOS Static RAMPACK	64K x 8	.600 WIDE 40-PIN DIP	—	—	—	—	—	• Maximum addressable memory of 8-bit up
IDT7M912	512K CMOS Static RAMPACK	64K x 9	.600 WIDE 40-PIN DIP	—	—	—	—	—	• Maximum addressable memory of 8-bit up
IDT7M134	64K CMOS Dual Port RAM Module	8K x 8	.600 WIDE 58-PIN DIP	—	—	—	115	125	• Fully asynchronous operation from either port
IDT7M135	128K CMOS Dual Port RAM Module	16K x 8	.600 WIDE 58-PIN DIP	—	—	—	115	125	• Largest Dual Port RAM available



# HIGH-SPEED CMOS STATIC RAM PRODUCTS


<b>CONTENTS</b>	<b>PAGE</b>
Static RAM Family Tree .....	1-2
IDT6167A 16K (16Kx1) Static RAM .....	1-3
IDT6167 16K (16Kx1) Static RAM .....	1-4
IDT6168A 16K (4Kx4) Static RAM .....	1-11
IDT6168 16K (4Kx4) Static RAM .....	1-17
IDT71681A/71682A 16K (4Kx4) Static RAM .....	1-24
IDT71681/71682 16K (4Kx4) Static RAM .....	1-31
IDT6116 16K (2Kx8) Static RAM .....	1-39
IDT7187 64K (64Kx1) Static RAM .....	1-47
IDT7188 64K (16Kx4) Static RAM .....	1-52
IDT7198 64K (16Kx4) Static RAM .....	1-57
IDT71981/71982 64K (16Kx4) Static RAM .....	1-63
IDT7164 64K (8Kx8) Static RAM .....	1-65
IDT7130 8K (1Kx8) Dual Port Static RAM .....	1-67
IDT7132 16K (2Kx8) Dual Port Static RAM .....	1-76



Integrated  
Device  
Technology, Inc.

# LEADING THE CMOS FUTURE

## CEMOS™ STATIC RAMS



\*Dates represent sample availability.  
CEMOS is a trademark of Integrated Device Technology, Inc.



Integrated Device Technology, Inc.

# CMOS STATIC RAMS 16K (16K × 1 BIT)

ADVANCE  
INFORMATION  
IDT6167SA  
IDT6167LA

STATIC RAM

## FEATURES:

- High-speed (equal access and cycle time)
  - Military/Industrial—35/45ns (max.)
  - Commercial—25/35ns (max.)
- Low power consumption
  - IDT6167SA
    - Active: 250mW (typ.)
    - Standby: 100μW (typ.)
  - IDT6167LA
    - Active: 200mW (typ.)
    - Standby: 10μW (typ.)
- Battery backup operation—2V data retention voltage (IDT6167L only)
- High-density 20-pin dual in-line package and 20-pin leadless chip carriers
- Produced with advanced CEMOS™ high-performance technology
- Separate data input and output
- Single 5V (±10%) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Pin-compatible with standard 16K × 1 static RAMs
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:

The IDT6167 is a 16,384-bit high-speed static RAM organized as 16K × 1. It is fabricated using IDT's high-performance, high reliability technology—CEMOS™. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 25ns are available with maximum power consumption of only 440mW. The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to, and remain in, a standby mode. In the standby mode, the device consumes less than 10μW, typically. This capability provides significant system-level power and cooling savings. The low power, (L), version also offers a battery backup data retention capability where the circuit typically consumes only 1μW operating off of a 2V battery.

All inputs and the output of the IDT6167 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.


The IDT6167 is packaged in either a space-saving 20-pin, 300 mil DIP or 20-pin leadless chip carrier, providing high board-level packing densities.

The IDT6167 Military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


## PIN CONFIGURATIONS



## LOGIC SYMBOL



## FUNCTIONAL BLOCK DIAGRAM



## PIN NAMES

A <sub>0</sub> -A <sub>13</sub>	ADDRESS INPUTS	D <sub>IN</sub>	DATA IN
CS	CHIP SELECT	D <sub>OUT</sub>	DATA OUT
WE	WRITE ENABLE	GND	GROUND
V <sub>CC</sub>	POWER		

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

© 1985 Integrated Device Technology, Inc.



Integrated Device Technology, Inc.

# CMOS STATIC RAMS 16K (16K x 1 BIT)

# IDT6167S IDT6167L

## FEATURES:

- High-speed (equal access and cycle time)
  - Military/Industrial-55/70/85/100ns (max.)
  - Commercial-45/55/70/85ns (max.)
- Low power consumption
  - IDT6167S
    - Active: 150mW (typ.)
    - Standby: 100µW (typ.)
  - IDT6167L
    - Active: 125mW (typ.)
    - Standby: 10µW (typ.)
- Battery backup operation — 2V data retention voltage (IDT6167L only)
- High-density 20-pin dual-in-line package and 20-pin leadless chip carriers
- Produced with advanced CEMOS™ I high-performance technology
- CEMOS™ I process virtually eliminates alpha particle soft-error rates (with no organic die coatings)
- Separate data input and output
- Single 5V (±10%) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Pin-compatible with standard 16K x 1 static RAMs
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:

The IDT6167 is a 16,384-bit high-speed static RAM organized as 16K x 1. It is fabricated using IDT's high-performance, high-reliability technology — CEMOS™ I. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 55ns are available with maximum power consumption of only 330mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains high. In the standby mode, the device consumes less than 100µW, typically. This capability provides significant system-level power and cooling savings. The low power, (L), version also offers a battery backup data retention capability where the circuit typically consumes only 1µW operating off of a 2V battery.

All inputs and the output of the IDT6167 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT6167 is packaged in either a space-saving 20-pin, 300 mil DIP or 20-pin leadless chip carrier, providing high board-level packing densities.

The IDT6167 Military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


## PIN CONFIGURATIONS




## PIN NAMES

A <sub>0</sub> -A <sub>13</sub>	ADDRESS INPUTS	D <sub>IN</sub>	DATA IN
$\overline{CS}$	CHIP SELECT	D <sub>OUT</sub>	DATA OUT
$\overline{WE}$	WRITE ENABLE	GND	GROUND
V <sub>CC</sub>	POWER		

## LOGIC SYMBOL



## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	COML. 0 to +70	°C
		IND. -40 to +85	
		MIL. -55 to +125	
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTE:**

1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 20 ns

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = +5.0V ± 10%, V<sub>CC(min.)</sub> = 4.5V, V<sub>CC(max.)</sub> = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6167S			IDT6167L			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.		
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL.	—	—	10	—	—	5	μA
			IND.	—	—	10	—	—	2	
			COM'L.	—	—	2	—	—	2	
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL.	—	—	10	—	—	5	μA
			IND.	—	—	10	—	—	2	
			COM'L.	—	—	2	—	—	2	
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , Output Open V <sub>CC</sub> = Max.	MIL.	—	30	60	—	25	50	mA
			IND.	—	30	60	—	25	50	
			COM'L.	—	30	60	—	25	50	
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100% V <sub>CC</sub> = Max., Output Open	MIL.	—	30	60	—	25	50	mA
			IND.	—	30	60	—	25	50	
			COM'L.	—	30	60	—	25	50	
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> V <sub>CC</sub> = Max. Min. Duty Cycle = 100%	MIL.	—	5	20	—	5	20	mA
			IND.	—	5	20	—	5	20	
			COM'L.	—	5	20	—	5	20	
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL.	—	.02	10	—	.002	.9	mA
			IND.	—	.02	10	—	.002	.15	
			COM'L.	—	.02	2	—	.002	.05	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA V <sub>CC</sub> = Min.		—	—	0.4	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA V <sub>CC</sub> = Min.		2.4	—	—	2.4	—	—	V

**NOTE:**

1. Typical limits are at V<sub>CC</sub> = 5.0V, +25°C ambient.

**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES**


(L Version Only) V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>		MAX.		UNIT	
				V <sub>CC</sub> @ 2.0V	V <sub>CC</sub> @ 3.0V	V <sub>CC</sub> @ 2.0V	V <sub>CC</sub> @ 3.0V		
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	—	2.0	—	—	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	CS ≥ V <sub>HC</sub> V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL.	—	.5	1.0	300	450	μA
			IND.	—	.5	1.0	40	60	
			COM'L.	—	.5	1.0	20	30	
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0			—	—	ns	
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>	—	—	—	—	ns	
I <sub>LI</sub>   <sup>(3)</sup>	Input Leakage Current		—	—	—	2	—	μA	

**NOTES:**

- T<sub>A</sub> = +25°C
- t<sub>RC</sub> = Read Cycle Time
- This parameter is guaranteed but not tested.


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




SRD6167-005

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load	See Figures 1 and 2



SRD6167-006



SRD6167-007

Figure 1. Output Load

Figure 2. Output Load (for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>)

\*Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C and -40°C to +85°C)

SYMBOL	PARAMETER	IDT6167S55		IDT6167S70		IDT6167S85		IDT6167S100		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
t <sub>RC</sub> (TAVAV)	Read Cycle Time	55	—	70	—	85	—	100	—	ns
t <sub>AA</sub> (TAVQV)	Address Access Time	—	55	—	70	—	85	—	100	ns
t <sub>ACS</sub> (TELQV)	Chip Select Access Time	—	55	—	70	—	85	—	100	ns
t <sub>OH</sub> (TAXQX)	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
t <sub>LZ</sub> (TELQX) <sup>(1)</sup>	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	ns
t <sub>HZ</sub> (TEHQZ) <sup>(1)</sup>	Chip Deselection to Output in High Z	0	40	0	40	0	50	0	50	ns
t <sub>PU</sub> (TELICCH) <sup>(1)</sup>	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> (TEHICCL) <sup>(1)</sup>	Chip Deselection to Power Down Time	—	55	—	70	—	85	—	100	ns
<b>WRITE CYCLE</b>										
t <sub>WC</sub> (TAVAV)	Write Cycle Time	55	—	70	—	85	—	100	—	ns
t <sub>CW</sub> (TELWH)	Chip Selection to End of Write	45	—	55	—	65	—	80	—	ns
t <sub>AW</sub> (TAVWH)	Address Valid to End of Write	45	—	55	—	65	—	80	—	ns
t <sub>AS</sub> (TAVWL)	Address Setup Time	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub> (TWLWH)	Write Pulse Width	35	—	40	—	45	—	55	—	ns
t <sub>WR</sub> (TWHAX)	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>DW</sub> (TDVWH)	Data Valid to End of Write	25	—	30	—	35	—	40	—	ns
t <sub>DH</sub> (TWHDX)	Data Hold Time	0	—	0	—	0	—	0	—	ns
t <sub>WZ</sub> (TWLQZ) <sup>(1)</sup>	Write Enable to Output in High Z	0	40	0	40	0	50	0	50	ns
t <sub>OW</sub> (TWHQZ) <sup>(1)</sup>	Output Active from End of Write	0	—	0	—	0	—	0	—	ns


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0$  to  $70^\circ C$ )

SYMBOL	PARAMETER	IDT6167S45 IDT6167L45		IDT6167S55 IDT6167L55		IDT6167S70 IDT6167L70		IDT6167S85 IDT6167L85		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	45	—	55	—	70	—	85	—	ns
$t_{AA}$	Address Access Time	—	45	—	55	—	70	—	85	ns
$t_{ACS}$	Chip Select Access Time	—	45	—	55	—	70	—	85	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{LZ}^{(1)}$	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{HZ}^{(1)}$	Chip Deselection to Output in High Z	0	30	0	30	0	30	0	40	ns
$t_{PU}^{(1)}$	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}^{(1)}$	Chip Deselection to Power Down Time	—	35	—	35	—	35	—	40	ns
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	45	—	55	—	70	—	85	—	ns
$t_{CW}$	Chip Selection to End of Write	40	—	45	—	55	—	65	—	ns
$t_{AW}$	Address Valid to End of Write	40	—	45	—	55	—	65	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	30	—	35	—	40	—	45	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	25	—	25	—	30	—	35	—	ns
$t_{DH}$	Data Hold Time	0	—	0	—	0	—	0	—	ns
$t_{WZ}^{(1)}$	Write Enable to Output in High Z	0	30	0	30	0	30	0	40	ns
$t_{OW}^{(1)}$	Output Active from End of Write	0	—	0	—	0	—	0	—	ns

**NOTE:**


1. This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1**<sup>(1,2)</sup>



SRD6167-008


**TIMING WAVEFORM OF READ CYCLE NO. 2**<sup>(1,3)</sup>



SRD6167-009


- NOTES:
- $\overline{WE}$  is high for READ cycle.
  - $\overline{CS}$  is low for READ cycle.
  - Address valid prior to or coincident with  $\overline{CS}$  transition low.
  - Transition is measured  $\pm 500mV$  from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
  - All READ cycle timings are referenced from the last valid address to the first transitioning address.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>(1)</sup>**



SRD6167-010

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1)</sup>**



SRD6167-011

- NOTES: 1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.  
 2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.  
 3. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 4. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D Out	Active
Write	L	L	High Z	Active


**CAPACITANCE ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )**

SYMBOL	ITEM	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	6	pF

NOTE: This parameter is sampled and not 100% tested.


**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**

**$I_{CC}$  vs. Supply Voltage**




SRD6167-012

**$I_{CC}$  vs. Temperature**




SRD6167-013

**$I_{SB}$  vs. Supply Voltage**




SRD6167-014

**$I_{SB}$  vs. Temperature**




SRD6167-015

**$I_{SB1}$  vs. Supply Voltage**




SRD6167-016

**$I_{SB1}$  vs. Temperature**




SRD6167-017


**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**




SRD6167-018




SRD6167-019



SRD6167-020



SRD6167-021



SRD6167-022



Integrated Device Technology, Inc.

# CMOS STATIC RAMS

## 16K (4K × 4 BIT)

IDT6168SA  
IDT6168LA

STATIC RAM

### FEATURES:

- High-speed (equal access and cycle time)
  - Military/Industrial - 35/45/55/70ns (max.)
  - Commercial - 25/35/45/55ns (max.)
- Low power consumption
  - IDT6168S
    - Active: 225mW (typ.)
    - Standby: 100μW (typ.)
  - IDT6168L
    - Active: 225mW (typ.)
    - Standby: 10μW (typ.)
- Battery backup operation—2V data retention voltage (IDT6168L only)
- High-density 20-pin dual-in-line package and 20-pin leadless chip carriers
- Produced with advanced CEMOS™ high-performance technology
- CEMOS™ process virtually eliminates alpha particle soft-error rates (with no organic die coatings)
- Bidirectional data input and output
- Single 5V (± 10%) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Pin-compatible with standard 4K × 4 static RAMS
- Military product 100% screened to MIL-STD-883, Class B

### DESCRIPTION:

The IDT6168 is a 16,384-bit high-speed static RAM organized as 4K × 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS™. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 25ns are available with maximum power consumption of only 605mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains high. In the standby mode, the device consumes less than 100μW, typically. This capability provides significant system-level power and cooling savings. The low power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 1μW operating off of a 2V battery.

All inputs and outputs of the IDT6168 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.


The IDT6168 is packaged in either a space-saving 20-pin, 300 mil DIP or 20-pin leadless chip carrier, providing high board-level packing densities.

The IDT6168 Military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### PIN CONFIGURATIONS




DIP TOP VIEW




LCC TOP VIEW

### LOGIC SYMBOL



SSD6168-003

### FUNCTIONAL BLOCK DIAGRAM



SSD6168-004

### PIN NAMES

A <sub>0</sub> -A <sub>11</sub>	ADDRESS INPUTS	I/O <sub>1</sub> -I/O <sub>4</sub>	DATA INPUT/OUTPUT
$\overline{CS}$	CHIP SELECT	V <sub>CC</sub>	POWER
$\overline{WE}$	WRITE ENABLE	GND	GROUND

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES**

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS<sup>(1)</sup>**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5*	—	0.8	V

\*V<sub>IL</sub> min = -1.0V for pulse width less than 20ns.

**NOTE:**

- 1. Military (T<sub>A</sub> = -55°C to +125°C)
- Industrial (T<sub>A</sub> = -40°C to +85°C)
- Commercial (T<sub>A</sub> = 0°C to +70°C)

**DC ELECTRICAL CHARACTERISTICS** V<sub>CC</sub> = +5.0V ± 10%, V<sub>CC(min.)</sub> = 4.5V, V<sub>CC(max.)</sub> = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6168SA			IDT6168LA			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.		
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL.	—	—	10	—	—	5	μA
			IND.	—	—	10	—	—	2	
			COM'L.	—	—	2	—	—	2	
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL.	—	—	10	—	—	5	μA
			IND.	—	—	10	—	—	2	
			COM'L.	—	—	2	—	—	2	
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , Output Open V <sub>CC</sub> = Max.	MIL.	—	45	110	—	45	90	mA
			IND.	—	45	110	—	45	90	
			COM'L.	—	45	110	—	45	90	
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100% V <sub>CC</sub> = Max., Output Open	MIL.	—	45	110	—	45	90	mA
			IND.	—	45	110	—	45	90	
			COM'L.	—	45	110	—	45	90	
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> V <sub>CC</sub> = Max., Output Open Min. Duty Cycle = 100%	MIL.	—	5	35	—	5	25	mA
			IND.	—	5	35	—	5	25	
			COM'L.	—	5	35	—	5	25	
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL.	—	0.02	10	—	0.002	0.9	mA
			IND.	—	0.02	10	—	0.002	0.9	
			COM'L.	—	0.02	2	—	0.002	0.05	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.	—	—	0.5	—	—	0.5	V	
		I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	—	0.4	—	—	0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	—	2.4	—	—	V	

**NOTE:**

- 1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.

**DATA RETENTION CHARACTERISTICS** (T<sub>A</sub> = -55°C to +125°C/-40°C to +85°C/0°C to +70°C) for L version only.


SYMBOL	PARAMETER	TEST CONDITIONS	IDT6168SA/LA			UNIT	
			MIN.	TYP.	MAX.		
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	CS ≥ V <sub>CC</sub> - 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or ≤ 0.2V	MIL.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	300 <sup>(2)</sup> 450 <sup>(3)</sup>	μA
			IND.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	40 <sup>(2)</sup> 60 <sup>(3)</sup>	μA
			COM'L.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	20 <sup>(2)</sup> 30 <sup>(3)</sup>	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0	—	—	ns	
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(4)</sup>	—	—	ns	

**NOTES:**

- 1. T<sub>A</sub> = 25°C
- 2. at V<sub>CC</sub> = 2V
- 3. at V<sub>CC</sub> = 3V
- 4. t<sub>RC</sub> = Read Cycle Time




### LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




SSD6168-005

### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2



SSD6168-006



SSD6168-007

Figure 1. Output Load

Figure 2. Output Load (for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>wZ</sub>, and t<sub>ow</sub>)

\*Including scope and jig.


### AC CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, All Temperature Ranges)

SYMBOL	PARAMETER	IDT6168SA25 <sup>(1)</sup>		IDT6168SA35		IDT6168SA45		IDT6168SA55		IDT6168SA70 <sup>(2)</sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>												
t <sub>RC</sub>	Read Cycle Time	25	—	35	—	45	—	55	—	70	—	ns
t <sub>AA</sub>	Address Access Time	—	25	—	35	—	45	—	55	—	70	ns
t <sub>ACS</sub>	Chip Select Access Time	—	25	—	35	—	45	—	55	—	70	ns
t <sub>OH</sub>	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
t <sub>LZ</sub> <sup>(3)</sup>	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
t <sub>HZ</sub> <sup>(3)</sup>	Chip Deselection to Output in High Z	—	10	—	15	—	15	—	25	—	30	ns
t <sub>PU</sub> <sup>(3)</sup>	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(3)</sup>	Chip Selection to Power Down Time	—	25	—	35	—	40	—	50	—	60	ns
t <sub>RCS</sub>	Read Command Set-Up Time	-5	—	-5	—	-5	—	-5	—	-5	—	ns
t <sub>RCH</sub>	Read Command Hold Time	-5	—	-5	—	-5	—	-5	—	-5	—	ns
<b>WRITE CYCLE</b>												
t <sub>WC</sub>	Write Cycle Time	20	—	30	—	40	—	50	—	60	—	ns
t <sub>CW</sub>	Chip Selection to End of Write	20	—	30	—	40	—	50	—	60	—	ns
t <sub>AW</sub>	Address Valid to End of Write	20	—	30	—	40	—	50	—	60	—	ns
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	20	—	30	—	40	—	50	—	60	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>DW</sub>	Data Valid to End of Write	13	—	17	—	20	—	20	—	25	—	ns
t <sub>DH</sub>	Data Hold Time	3	—	3	—	3	—	3	—	3	—	ns
t <sub>wZ</sub> <sup>(3)</sup>	Write Enable to Output in High Z	—	7	—	13	—	20	—	25	—	30	ns
t <sub>ow</sub> <sup>(3)</sup>	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	ns


**NOTES:**

- 0°C to +70°C only.
- 40°C to +85°C and -55°C to +125°C only.
- This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,2)</sup>**




**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,3)</sup>**




- NOTES: 1.  $\overline{WE}$  is high for READ cycle.  
 2.  $\overline{CS}$  is low for READ cycle.  
 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.  
 4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.  
 5. All READ cycle timings are referenced the last valid address to the first transitioning address.  
 6. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>(1)</sup>**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1)</sup>**



SSD6168-011

- NOTES: 1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.  
 2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.  
 3. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**TRUTH TABLE**




MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D Out	Active
Write	L	L	High Z	Active

**CAPACITANCE ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )**









SYMBOL	ITEM	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	7	pF

NOTE: This parameter is sampled and not 100% tested.

**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**



**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**





Integrated Device Technology Inc.

# CMOS STATIC RAMS

## 16K (4K × 4) BIT

IDT6168S  
IDT6168L

STATIC RAM

### FEATURES:

- High-speed (equal access and cycle time)
  - Military/Industrial - 55/70/85/100ns (max.)
  - Commercial - 45/55/70/85ns (max.)
- Low power consumption
  - IDT6168S
    - Active: 225mW (typ.)
    - Standby: 100μW (typ.)
  - IDT6168L
    - Active: 225mW (typ.)
    - Standby: 10μW (typ.)
- Battery backup operation—2V data retention voltage (IDT6168L only)
- High-density 20-pin dual-in-line package and 20-pin leadless chip carriers
- Produced with advanced CEMOS™ high-performance technology
- Bidirectional data input and output
- Single 5V (± 10%) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Pin-compatible with standard 4K × 4 static RAMS

### DESCRIPTION:


The IDT6168 is a 16,384-bit high-speed static RAM organized as 4K × 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS™. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.

Access times as fast as 45ns are available with maximum power consumption of only 495mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains high. In the standby mode, the device consumes less than 100μW, typically. This capability provides significant system-level power and cooling savings. The low power, (L), version also offers a battery backup data retention capability where the circuit typically consumes only 1μW operating off of a 2V battery.


All inputs and outputs of the IDT6168 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT6168 is packaged in either a space-saving 20-pin, 300 mil DIP or 20-pin leadless chip carrier, providing high board-level packing densities.


### PIN CONFIGURATIONS



### LOGIC SYMBOL



### FUNCTIONAL BLOCK DIAGRAM



### PIN NAMES

A <sub>0</sub> -A <sub>11</sub> ADDRESS INPUTS		I/O <sub>1</sub> -I/O <sub>4</sub> DATA INPUT/OUTPUT	
$\overline{CS}$	CHIP SELECT	V <sub>CC</sub>	POWER
$\overline{WE}$	WRITE ENABLE	GND	GROUND

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.

**ABSOLUTE MAXIMUM RATINGS(1)**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	COML. 0 to +70 IND. -40 to +85 MIL. -55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 20 ns.

**DC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = +5.0V ± 10%, V<sub>CC(min.)</sub> = 4.5V, V<sub>CC(max.)</sub> = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V)

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6168S			IDT6168L			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL. —	—	10	IND. —	—	5	μA
			COM'L. —	—	2	—	—	2	
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL. —	—	10	IND. —	—	5	μA
			COM'L. —	—	2	—	—	2	
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , Output Open V <sub>CC</sub> = Max.	MIL. —	45	90	IND. —	45	90	mA
			COM'L. —	45	90	—	45	90	
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100% V <sub>CC</sub> = Max., Output Open	MIL. —	45	90	IND. —	45	90	mA
			COM'L. —	45	90	—	45	90	
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> V <sub>CC</sub> = Max., Output open Min. Duty Cycle = 100%	MIL. —	5	20	IND. —	5	20	mA
			COM'L. —	5	20	—	5	20	
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL. —	0.02	10	IND. —	0.002	0.9	mA
			COM'L. —	0.02	2	—	0.002	0.150	
								0.050	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	—	0.4	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	—	2.4	—	—	V

**NOTE:**

1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.


**DATA RETENTION CHARACTERISTICS** (T<sub>A</sub> = -55°C to +125°C/-40°C to +85°C/0°C to +70°C) for L version only.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	IDT6168S/L	MAX.	UNIT	
				TYP.			
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	CS ≥ V <sub>CC</sub> - 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or ≤ 0.2V	MIL.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	300 <sup>(2)</sup> 450 <sup>(3)</sup>	μA
			IND.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	40 <sup>(2)</sup> 60 <sup>(3)</sup>	μA
			COM'L.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	20 <sup>(2)</sup> 30 <sup>(3)</sup>	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0	—	—	ns	
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(4)</sup>			ns	

**NOTES:**

1. T<sub>A</sub> = 25°C
2. at V<sub>CC</sub> = 2V
3. at V<sub>CC</sub> = 3V
4. t<sub>RC</sub> = Read Cycle Time


LOW V<sub>CC</sub> DATA RETENTION WAVEFORM




SRD6167-005

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load	See Figures 1 and 2



SRD6167-006



SRD6167-007

Figure 1. Output Load

Figure 2. Output Load (for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>)

\*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C and -40°C to +85°C)

SYMBOL	PARAMETER	IDT6168S55 IDT6168L55		IDT6168S70 IDT6168L70		IDT6168S85 IDT6168L85		IDT6168S100 IDT6168L100		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
t <sub>RC</sub>	Read Cycle Time	55	—	70	—	85	—	100	—	ns
t <sub>AA</sub>	Address Access Time	—	55	—	70	—	85	—	100	ns
t <sub>ACS</sub>	Chip Select Access Time	—	55	—	70	—	85	—	100	ns
t <sub>OH</sub>	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
t <sub>LZ</sub> <sup>(1)</sup>	Chip Selection to Output in Low Z	20	—	20	—	20	—	20	—	ns
t <sub>HZ</sub> <sup>(1)</sup>	Chip Deselection to Output in High Z	—	25	—	30	—	40	—	50	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Selection to Power Down Time	—	55	—	70	—	85	—	100	ns
t <sub>RCS</sub>	Read Command Set-Up Time	-5	—	-5	—	-5	—	-5	—	ns
t <sub>RCH</sub>	Read Command Hold Time	-5	—	-5	—	-5	—	-5	—	ns
<b>WRITE CYCLE</b>										
t <sub>WC</sub>	Write Cycle Time	50	—	60	—	75	—	90	—	ns
t <sub>CW</sub>	Chip Selection to End of Write	50	—	60	—	75	—	90	—	ns
t <sub>AW</sub>	Address Valid to End of Write	50	—	60	—	75	—	90	—	ns
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	50	—	60	—	75	—	90	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>DW</sub>	Data Valid to End of Write	25	—	30	—	35	—	40	—	ns
t <sub>DH</sub>	Data Hold Time	5	—	5	—	5	—	5	—	ns
t <sub>WZ</sub> <sup>(1)</sup>	Write Enable to Output in High Z	—	25	—	30	—	40	—	50	ns
t <sub>OW</sub> <sup>(1)</sup>	Output Active from End of Write	0	40	0	50	0	60	0	70	ns

NOTE:  
1. This parameter guaranteed but not tested.


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT6168S45 IDT6168L45		IDT6168S55 IDT6168L55		IDT6168S70 IDT6168L70		IDT6168S85 IDT6168L85		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	45	—	55	—	70	—	85	—	ns
$t_{AA}$	Address Access Time	—	45	—	55	—	70	—	85	ns
$t_{ACS}$	Chip Select Access Time	—	45	—	55	—	70	—	85	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{LZ}^{(1)}$	Chip Selection to Output in Low Z	20	—	20	—	20	—	20	—	ns
$t_{HZ}^{(1)}$	Chip Deselection to Output in High Z	—	20	—	25	—	25	—	25	ns
$t_{PU}^{(1)}$	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}^{(1)}$	Chip Selection to Power Down Time	—	40	—	50	—	60	—	70	ns
$t_{RCS}$	Read Command Set-Up Time	-5	—	-5	—	-5	—	-5	—	ns
$t_{RCH}$	Read Command Hold Time	-5	—	-5	—	-5	—	-5	—	ns
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	40	—	50	—	60	—	75	—	ns
$t_{CW}$	Chip Selection to End of Write	35	—	45	—	55	—	65	—	ns
$t_{AW}$	Address Valid to End of Write	35	—	45	—	55	—	65	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	35	—	45	—	55	—	70	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	15	—	20	—	25	—	30	—	ns
$t_{DH}$	Data Hold Time	3	—	3	—	3	—	3	—	ns
$t_{WZ}^{(1)}$	Write Enable to Output in High Z	—	20	—	25	—	30	—	40	ns
$t_{OW}^{(1)}$	Output Active from End of Write	10	40	10	50	10	60	10	70	ns

**NOTE:**


1. This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1**<sup>(1,2)</sup>



SRD6167-008

**TIMING WAVEFORM OF READ CYCLE NO. 2**<sup>(1,3)</sup>



SRD6167-009

NOTES: 1.  $\overline{WE}$  is high for READ cycle.

2.  $\overline{CS}$  is low for READ cycle.

3. Address valid prior to or coincident with  $\overline{CS}$  transition low.


4. Transition is measured  $\pm 200mV$  from steady state voltage with specified loading in Figure 2. This parameter sampled but not 100% tested.

5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

6. This parameter is sampled but not 100% tested.




**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>1</sup>**



SRD6167-010

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>1</sup>**



SRD6167-011

- NOTES: 1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.  
 2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.  
 3. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**TRUTH TABLE**


MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D Out	Active
Write	L	L	High Z	Active

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ .)


SYMBOL	ITEM	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	7	pF

NOTE:  
 This parameter is guaranteed but not tested.


**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**




SRD6167-012




SRD6167-013




SRD6167-014



SRD6167-015








SRD6167-016



SRD6167-017

**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**





Integrated Device Technology, Inc.

# CMOS STATIC RAMS 16K (4K x 4 BIT)

**IDT71681SA/LA  
IDT71682SA/LA**

## SEPARATE DATA INPUTS AND OUTPUTS

### FEATURES:

- Separate data inputs and outputs
- IDT71681S/L: outputs track inputs during write mode
- IDT71682S/L: high impedance outputs during write mode
- High-speed (equal access and cycle time)
  - Military/Industrial — 35/45/55/70ns (max.)
  - Commercial — 25/35/45/55ns (max.)
- Low power consumption
  - IDT71681/2S
    - Active: 225mW (Typ.)
    - Standby: 100 $\mu$ W(Typ.)
  - IDT71681/2L
    - Active: 225mW (Typ.)
    - Standby: 10 $\mu$ W(Typ.)
- Battery backup operation—2V data retention (L version only)
- High-density 24 pin 300-mil dual-in-line package and 28 pin leadless chip carriers
- Produced with advanced CEMOS™ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates (with no organic die coatings)
- Single 5V ( $\pm 10\%$ ) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product 100% screened to MIL-STD-883, Class B

### DESCRIPTION:

The IDT71681/IDT71682 are 16,384-bit high-speed static RAMs organized as 4K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 25ns are available with maximum power consumption of only 605mW. These circuits also offer a reduced power standby mode ( $I_{SB}$ ). When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, this standby mode as long as  $\overline{CS}$  remains high. In the ultra low power standby mode ( $I_{SB1}$ ), the devices consume less than 10 $\mu$ W, typically. This capability provides significant system-level power and cooling savings. The low power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only 1 $\mu$ W operating off a 2V battery.

All inputs and outputs of the IDT71681/IDT71682 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.


The IDT71681/IDT71682 are packaged in either space-saving 24-pin, 300 mil DIPs or 28-pin leadless chip carriers, providing high board-level packing densities.

The IDT71681/IDT71682 Military RAMs are 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

### PIN CONFIGURATIONS




DIP  
TOP VIEW




LCC  
TOP VIEW

### LOGIC SYMBOL



### FUNCTIONAL BLOCK DIAGRAM



### PIN NAMES

A <sub>0</sub> -A <sub>11</sub>	ADDRESS INPUTS	D <sub>1</sub> -D <sub>4</sub>	DATA IN
$\overline{CS}$	CHIP SELECT	Y <sub>1</sub> -Y <sub>4</sub>	DATA OUT
$\overline{WE}$	WRITE ENABLE	GND	GROUND
V <sub>CC</sub>	POWER		

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 20 ns.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**DC ELECTRICAL CHARACTERISTICS** V<sub>CC</sub> = +5.0V ± 10%, V<sub>CC(min.)</sub> = 4.5V, V<sub>CC(max.)</sub> = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS	IDT71681/82SA		IDT71681/82LA		UNIT
			MIN.	TYP. <sup>(1)</sup> MAX.	MIN.	TYP. <sup>(1)</sup> MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL.	— — 10	— — 5	μA	
			IND.	— — 10	— — 2		
			COM'L.	— — 2	— — 2		
I <sub>LOI</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL.	— — 10	— — 5	μA	
			IND.	— — 10	— — 2		
			COM'L.	— — 2	— — 2		
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , Output Open V <sub>CC</sub> = Max.	MIL.	— 45 110	— 45 90	mA	
			IND.	— 45 110	— 45 90		
			COM'L.	— 45 110	— 45 90		
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100% V <sub>CC</sub> = Max., Output Open	MIL.	— 45 110	— 45 90	mA	
			IND.	— 45 110	— 45 90		
			COM'L.	— 45 110	— 45 90		
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> V <sub>CC</sub> = Max., Output Open Min. Duty Cycle = 100%	MIL.	— 5 35	— 5 25	mA	
			IND.	— 5 35	— 5 25		
			COM'L.	— 5 35	— 5 25		
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL.	— 0.02 10	— 0.002 0.9	mA	
			IND.	— 0.02 10	— 0.002 0.9		
			COM'L.	— 0.02 2	— 0.002 0.05		
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.	— — 0.5	— — 0.5	V		
		I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	— — 0.4	— — 0.4	V		
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4 — —	2.4 — —	V		

**NOTES:**

1. Typical limits are at V<sub>CC</sub> = 5.0V, +25°C ambient.


**DATA RETENTION CHARACTERISTICS** ( $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}/-40^\circ\text{C}$  to  $+85^\circ\text{C}/0^\circ\text{C}$  to  $+70^\circ\text{C}$ ) for L version only.

SYMBOL	PARAMETER	TEST CONDITIONS	IDT71681SA/LA - IDT71682SA/LA			UNIT	
			MIN.	TYP.	MAX.		
$V_{DR}$	$V_{CC}$ for Retention Data	$\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	2.0	—	—	V	
$I_{CCDR}$	Data Retention Current		MIL.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	300 <sup>(2)</sup> 450 <sup>(3)</sup>	$\mu\text{A}$
			IND.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	40 <sup>(2)</sup> 60 <sup>(3)</sup>	$\mu\text{A}$
			COM'L.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	20 <sup>(2)</sup> 30 <sup>(3)</sup>	$\mu\text{A}$
$t_{CDR}$	Chip Deselect to Data Retention Time		0	—	—	ns	
$t_R$	Operation Recovery Time	$t_{RC}$ <sup>(4)</sup>	—	—	—	ns	

**NOTES:**

- $T_A = 25^\circ\text{C}$
- at  $V_{CC} = 2V$
- at  $V_{CC} = 3V$
- $t_{RC}$  = Read Cycle Time

**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**



**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ , and  $t_{OW}$ )

\*Including scope and jig.

**AC CHARACTERISTICS**

( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}/-40^\circ\text{C}$  to  $+85^\circ\text{C}/0^\circ\text{C}$  to  $+70^\circ\text{C}$  unless otherwise noted.)

SYMBOL	PARAMETER	IDT71681-25 <sup>(1)</sup> IDT71682-25 <sup>(1)</sup>		IDT71681-35 IDT71682-35		IDT71681-45 IDT71682-45		IDT71681-55 IDT71682-55		IDT71681-70 <sup>(2)</sup> IDT71682-70 <sup>(2)</sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>												
$t_{RC}$	Read Cycle Time	25	—	35	—	45	—	55	—	70	—	ns
$t_{AA}$	Address Access Time	—	25	—	35	—	45	—	55	—	70	ns
$t_{ACS}$	Chip Select Access Time	—	25	—	35	—	45	—	55	—	70	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
$t_{LZ}$ <sup>(3)</sup>	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
$t_{HZ}$ <sup>(3)</sup>	Chip Deselection to Output in High Z	—	10	—	15	—	20	—	25	—	30	ns
$t_{PU}$ <sup>(3)</sup>	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
$t_{PD}$ <sup>(3)</sup>	Chip Selection to Power Down Time	—	25	—	35	—	40	—	50	—	60	ns
$t_{RCS}$	Read Command Set-Up Time	-5	—	-5	—	-5	—	-5	—	-5	—	ns
$t_{RCH}$	Read Command Hold Time	-5	—	-5	—	-5	—	-5	—	-5	—	ns

**AC CHARACTERISTICS**


( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$  /  $-40^\circ C$  to  $+85^\circ C$  /  $0^\circ C$  to  $+70^\circ C$  unless otherwise noted.)

SYMBOL	PARAMETER	IDT71681-25 <sup>(1)</sup> IDT71682-25 <sup>(1)</sup> MIN. MAX.		IDT71681-35 IDT71682-35 MIN. MAX.		IDT71681-45 IDT71682-45 MIN. MAX.		IDT71681-55 IDT71682-55 MIN. MAX.		IDT71681-70 <sup>(2)</sup> IDT71682-70 <sup>(2)</sup> MIN. MAX.		UNIT
<b>WRITE CYCLE</b>												
$t_{WC}$	Write Cycle Time	20	—	30	—	40	—	50	—	60	—	ns
$t_{CW}$	Chip Selection to End of Write	20	—	30	—	40	—	50	—	60	—	ns
$t_{AW}$	Address Valid to End of Write	20	—	30	—	40	—	50	—	60	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	20	—	25	—	30	—	35	—	40	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	13	—	17	—	20	—	20	—	25	—	ns
$t_{DH}$	Data Hold Time	3	—	3	—	3	—	3	—	3	—	ns
$t_{IY}^{(3)}$	Data Valid to Output Valid (71681 only)	—	25	—	30	—	35	—	35	—	40	ns
$t_{WY}^{(3)}$	Write Enable to Output Valid (71681 only)	—	25	—	30	—	35	—	35	—	40	ns
$t_{WZ}^{(3)}$	Write Enable to Output in High Z (71682 only)	—	7	—	13	—	20	—	25	—	30	ns
$t_{OW}^{(3)}$	Output Active from End of Write (71682 only)	0	—	0	—	0	—	0	—	0	—	ns


**NOTES:**

1. Available in Commercial  $0^\circ C$  to  $+70^\circ C$  only.
2. Available in Military  $-55^\circ C$  to  $+125^\circ C$  and Industrial  $-40^\circ C$  to  $+85^\circ C$  only.
3. This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,2)</sup>**




**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,3)</sup>**




- NOTES: 1.  $\overline{WE}$  is high for READ cycle.  
 2.  $\overline{CS}$  is low for READ cycle.  
 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.  
 4. Transition is measured  $\pm 200mV$  from steady state voltage with specified loading in Figure 2.  
 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.  
 6. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>1</sup>**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1)</sup>**



- NOTES: 1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.  
 2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.  
 3. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.  
 5. For IDT71681 only.  
 6. For IDT71682 only.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	$D_{OUT}$	Active
Write <sup>(1)</sup>	L	L	$D_{IN}$	Active
Write <sup>(2)</sup>	L	L	High Z	Active

- NOTES:  
 1. For IDT71681 only.  
 2. For IDT71682 only.







**CAPACITANCE ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )**

SYMBOL	ITEM	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	7	pF






NOTE: This parameter is sampled and not 100% tested.



**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**



**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**





Integrated Device Technology, Inc.

# CMOS STATIC RAMS 16K (4K x 4 BIT)

IDT71681S/L  
IDT71682S/L

STATIC RAM

## SEPARATE DATA INPUTS AND OUTPUTS

### FEATURES:

- Separate data inputs and outputs
- High-speed (equal access and cycle time)
  - Military/Industrial - 55/70/85/100ns (max.)
  - Commercial - 45/55/70/85ns (max.)
- Low power consumption
  - IDT71681S
    - Active: 225mW (typ.)
    - Standby: 100μW (typ.)
  - IDT71681L
    - Active: 225mW (typ.)
    - Standby: 10μW (typ.)
- Battery backup operation—2V data retention voltage (IDT71681L only)
- High-density 24 pin 300-mil dual in-line package and 28 pin leadless chip carriers.
- Produced with advanced CEMOS™ high-performance technology
- Single 5V (± 10%) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard product 100% screened to MIL-STD-883 Class C
- Military product available 100% screened to Class B

### DESCRIPTION:

The IDT71681 is a 16,384-bit high-speed static RAM organized as 4Kx4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS™. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 45ns are available with maximum power consumption of only 495mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains high. In the standby mode, the device consumes less than 10μW, typically. This capability provides significant system-level power and cooling savings. The low power, (L), version also offers a battery backup data retention capability where the circuit typically consumes only 1μW operating off of a 2V battery.

All inputs and outputs of the IDT71681 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.


The IDT71681 is packaged in a space-saving 24-pin, 300 mil DIP or a 28-pin leadless chip carrier, providing high board-level packing densities.

The IDT71681 Military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### PIN CONFIGURATIONS




DIP TOP VIEW




LCC TOP VIEW

### LOGIC SYMBOL



### FUNCTIONAL BLOCK DIAGRAM



### PIN NAMES

$A_0$ - $A_{11}$	ADDRESS INPUTS	$D_1$ - $D_4$	DATA IN
$\overline{CS}$	CHIP SELECT	$Y_1$ - $Y_4$	DATA OUT
$\overline{WE}$	WRITE ENABLE	GND	GROUND
$V_{CC}$	POWER		

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 30 ns.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**DC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = +5.0V ± 10%, V<sub>CC(min.)</sub> = 4.5V, V<sub>CC(max.)</sub> = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>LC</sub> = V<sub>CC</sub> - 0.2V)

SYMBOL	PARAMETER	TEST CONDITIONS	IDT71681/82S			IDT71681/82L			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL.	—	10	—	—	5	μA
			IND.	—	10	—	—	2	
			COM'L.	—	2	—	—	2	
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL.	—	10	—	—	5	μA
			IND.	—	10	—	—	2	
			COM'L.	—	2	—	—	2	
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , Output Open V <sub>CC</sub> = Max.	MIL.	—	45 90	—	45	90	mA
			IND.	—	45 90	—	45	90	
			COM'L.	—	45 90	—	45	90	
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100% V <sub>CC</sub> = Max., Output Open	MIL.	—	45 90	—	45	90	mA
			IND.	—	45 90	—	45	90	
			COM'L.	—	45 90	—	45	90	
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> V <sub>CC</sub> = Max., Output Open Min. Duty Cycle = 100%	MIL.	—	5 20	—	5	20	mA
			IND.	—	5 20	—	5	20	
			COM'L.	—	5 20	—	5	20	
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL.	—	0.02 10	—	0.002	0.9	mA
			IND.	—	0.02 2	—	0.002	0.150	
			COM'L.	—	0.02 2	—	0.002	0.050	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.		—	—	0.4	—	—	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.		2.4	—	—	2.4	—	V

**NOTE:**

1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.


**DATA RETENTION CHARACTERISTICS** (T<sub>A</sub> = -55°C to +125°C/-40°C to +85°C/0°C to +70°C) for L version only.

SYMBOL	PARAMETER	TEST CONDITIONS	IDT71681S/IDT71681L			UNIT	
			MIN.	TYP.	MAX.		
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	CS ≥ V <sub>CC</sub> - 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or ≤ 0.2V	MIL.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	300 <sup>(2)</sup> 450 <sup>(3)</sup>	μA
			IND.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	40 <sup>(2)</sup> 60 <sup>(3)</sup>	μA
			COM'L.	—	0.5 <sup>(2)</sup> 1.0 <sup>(3)</sup>	20 <sup>(2)</sup> 30 <sup>(3)</sup>	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0	—	—	ns	
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(4)</sup>	—	—	ns	

**NOTES:**

- T<sub>A</sub> = 25°C
- at V<sub>CC</sub> = 2V
- at V<sub>CC</sub> = 3V
- t<sub>RC</sub> = Read Cycle Time

### LOW V<sub>CC</sub> DATA RETENTION WAVEFORM



### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5 ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>)

\*Including scope and jig.

### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C and -40°C to +85°C)

SYMBOL	PARAMETER	IDT71681/82S55 IDT71681/82L55		IDT71681/82S70 IDT71681/82L70		IDT71681/82S85 IDT71681/82L85		IDT71681/82S100 IDT71681/82L100		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
t <sub>RC</sub>	Read Cycle Time	55	—	70	—	85	—	100	—	ns
t <sub>AA</sub>	Address Access Time	—	55	—	70	—	85	—	100	ns
t <sub>ACS</sub>	Chip Select Access Time	—	55	—	70	—	85	—	100	ns
t <sub>OH</sub>	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
t <sub>LZ</sub> <sup>(3)</sup>	Chip Selection to Output in Low Z	20	—	20	—	20	—	20	—	ns
t <sub>HZ</sub> <sup>(3)</sup>	Chip Deselection to Output in High Z	—	25	—	30	—	40	—	50	ns
t <sub>PU</sub> <sup>(3)</sup>	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(3)</sup>	Chip Selection to Power Down Time	—	55	—	70	—	85	—	100	ns
t <sub>RCS</sub>	Read Command Set-Up Time	-5	—	-5	—	-5	—	-5	—	ns
t <sub>RCH</sub>	Read Command Hold Time	-5	—	-5	—	-5	—	-5	—	ns
<b>WRITE CYCLE</b>										
t <sub>WC</sub>	Write Cycle Time	45	—	55	—	65	—	80	—	ns
t <sub>CW</sub>	Chip Selection to End of Write	45	—	55	—	65	—	80	—	ns
t <sub>AW</sub>	Address Valid to End of Write	45	—	55	—	65	—	80	—	ns
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	35	—	40	—	45	—	55	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>DW</sub>	Data Valid to End of Write	25	—	30	—	35	—	40	—	ns
t <sub>DH</sub>	Data Hold Time	5	—	5	—	5	—	5	—	ns
t <sub>IY</sub> <sup>(3)</sup>	Data Valid to Output Valid <sup>(1)</sup>	—	35	—	40	—	45	—	50	ns
t <sub>WY</sub> <sup>(3)</sup>	Write Enable to Output in Valid <sup>(1)</sup>	—	35	—	40	—	45	—	50	ns
t <sub>WZ</sub> <sup>(3)</sup>	Write Enable to Output in High Z <sup>(2)</sup>	—	25	—	30	—	40	—	50	ns
t <sub>OW</sub> <sup>(3)</sup>	Output Active from End of Write <sup>(2)</sup>	0	40	0	50	0	60	0	70	ns


**AC CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT71681/82S45 IDT71681/82L45		IDT71681/82S55 IDT71681/82L55		IDT71681/82S70 IDT71681/82L70		IDT71681/82S80 IDT71681/82L85		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	45	—	55	—	70	—	85	—	ns
$t_{AA}$	Address Access Time	—	45	—	55	—	70	—	85	ns
$t_{ACS}$	Chip Select Access Time	—	45	—	55	—	70	—	85	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{LZ}^{(3)}$	Chip Selection to Output in Low Z	20	—	20	—	20	—	20	—	ns
$t_{HZ}^{(3)}$	Chip Deselection to Output in High Z	—	20	—	25	—	30	—	40	ns
$t_{PU}^{(3)}$	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}^{(3)}$	Chip Selection to Power Down Time	—	40	—	50	—	60	—	70	ns
$t_{RCS}$	Read Command Set-Up Time	-5	—	-5	—	-5	—	-5	—	ns
$t_{RCH}$	Read Command Hold Time	-5	—	-5	—	-5	—	-5	—	ns
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	40	—	50	—	60	—	70	—	ns
$t_{CW}$	Chip Selection to End of Write	35	—	45	—	55	—	66	—	ns
$t_{AW}$	Address Valid to End of Write	35	—	45	—	55	—	65	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	30	—	35	—	40	—	45	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	15	—	20	—	25	—	30	—	ns
$t_{DH}$	Data Hold Time	3	—	3	—	3	—	3	—	ns
$t_{IY}$	Data Valid to Output Valid <sup>(1)</sup>	—	35	—	40	—	45	—	50	ns
$t_{WY}$	Write Enable to Output in Valid <sup>(1)</sup>	—	35	—	40	—	45	—	50	ns
$t_{WZ}^{(3)}$	Write Enable to Output in High Z <sup>(2)</sup>	—	20	—	25	—	30	—	40	ns
$t_{OW}^{(3)}$	Output Active from End of Write <sup>(2)</sup>	0	40	0	50	0	60	0	70	ns


**NOTES:**

1. For IDT71681 only.
2. For IDT71682 only.
3. This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1** <sup>(1,2)</sup>




**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,3)</sup>**




- NOTES: 1.  $\overline{WE}$  is high for READ cycle.  
 2.  $\overline{CS}$  is low for READ cycle.  
 3. Address valid prior to or coincident with  $\overline{CS}$  transition low.  
 4. Transition is measured  $\pm 200mV$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.  
 5. All READ cycle timings are referenced the last valid address to the first transitioning address.  
 6. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1)</sup>**



- NOTES: 1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.  
 2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.  
 3. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.  
 5. For IDT71681 only.  
 6. For IDT71682 only.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	$D_{OUT}$	Active
Write <sup>(1)</sup>	L	L	$D_{IN}$	Active
Write <sup>(2)</sup>	L	L	High Z	Active

- NOTES:  
 1. For IDT71681 only.  
 2. For IDT71682 only.







**CAPACITANCE ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )**

SYMBOL	ITEM	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	7	pF






NOTE: This parameter is sampled and not 100% tested.



NORMALIZED TYPICAL DC AND AC CHARACTERISTICS



**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**





Integrated Device Technology, Inc.

# CMOS STATIC RAMS 16K (2K x 8 BIT)

# IDT6116S IDT6116L

STATIC RAM

## FEATURES:

- High-speed address/chip select access time
  - Military and Industrial  
55/50, 70/65, 90/90, 120/120, 150/150 ns (max.)
  - Commercial  
55/50, 70/70, 90/90, 120/120, 150/150 ns (max.)
- Low-power operation
  - IDT6116S
    - Active: 180mW (typ.)
    - Standby: 100 $\mu$ W (typ.)
  - IDT6116L
    - Active: 160mW (typ.)
    - Standby: 20 $\mu$ W (typ.)
- Battery backup operation — 2V data retention voltage
- Produced with advanced CEMOS™ II high-performance technology
- Single 5V ( $\pm 10\%$ ) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard 24-pin DIP, 24-pin THINDIP, 28-pin and 32-pin LCC, or 24-Lead Flatpack
- Pin compatible with standard 16K static RAM and EPROM
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:

The IDT6116 is a 16,384-bit high-speed static RAM organized as 2K x 8. It is fabricated using IDT's high-performance, high-reliability technology — CEMOS™ II. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories.


Address access times at 55 ns with chip select times as fast as 50 ns are available with maximum power consumption of only 550mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, a standby power mode as long as  $\overline{CS}$  remains high. In the standby mode, the low power device consumes less than 20 $\mu$ W typically. This capability provides significant system level power and cooling savings. Both versions also offer a battery backup data retention capability where the circuit typically consumes only 1 $\mu$ W to 4 $\mu$ W operating off of a 2V battery.

All inputs and outputs of the IDT6116 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT6116 is packaged in either a 24-pin, 600 and 300 mil-DIP or 32-pin and 28-pin leadless chip carriers, providing high board-level packing densities.



The IDT6116 Military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## PIN CONFIGURATIONS




24 PIN SIDE BRAZE TOP VIEW

## LOGIC SYMBOL




28 PIN LCC TOP VIEW



32 PIN LCC TOP VIEW

A <sub>0</sub> -A <sub>10</sub>	ADDRESS	$\overline{WE}$	WRITE ENABLE
I/O1-I/O8	DATA INPUT/OUTPUT	$\overline{OE}$	OUTPUT ENABLE
$\overline{CS}$	CHIP SELECT	GND	GROUND
V <sub>CC</sub>	POWER		

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

TEMPERATURE RANGE		-55°C to +125°C	-40°C to +85°C	0°C to +70°C	UNIT
SYMBOL	PARAMETER	RATING			
V <sub>TERM</sub>	Voltage on any Pin with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	-55 to +125	-40 to +85	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	-55 to +125	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	-65 to +150	-10 to +85	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	3.5	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	+0.8	V
C <sub>L</sub>	Output Load	—	—	100	pF
TTL	Output Load	—	—	1	—

MILITARY (T<sub>A</sub> = -55°C to +125°C)  
 INDUSTRIAL (T<sub>A</sub> = -40°C to +85°C)  
 COMMERCIAL (T<sub>A</sub> = 0°C to +70°C)

**NOTE:**

1. V<sub>IL</sub> min. = -3.0V for pulse width less than 20ns.

**IDT6116S DC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = -55°C to +125°C)

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6116S55/70/90			IDT6116S120			IDT6116S150			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = GND to V <sub>CC</sub>	—	—	10	—	—	10	—	—	10	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ V <sub>I/O</sub> = GND to V <sub>CC</sub>	—	—	10	—	—	10	—	—	10	μA
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0mA	—	40	100	—	40	100	—	35	90	mA
I <sub>CC1</sub>		V <sub>IH</sub> = 3.5V, V <sub>IL</sub> = 0.6V I <sub>I/O</sub> = 0mA	—	35	—	—	35	—	—	30	—	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100%	—	40	100	—	40	100	—	35	90	mA
I <sub>SB</sub>	Standby Power Current	$\overline{CS} = V_{IH}$	—	5	25	—	5	25	—	5	25	mA
I <sub>SB1</sub>		$\overline{CS} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	—	0.02	10	—	0.02	10	—	0.02	10	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3.5mA	—	—	0.4	—	—	0.4	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4	—	—	2.4	—	—	2.4	—	—	V

**NOTE:**

1. V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

**IDT6116L DC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = -55°C to +125°C)

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6116L55/70/90			IDT6116L120			IDT6116L150			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = GND to V <sub>CC</sub>	—	—	5	—	—	5	—	—	5	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ V <sub>I/O</sub> = GND to V <sub>CC</sub>	—	—	5	—	—	5	—	—	5	μA
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0mA	—	40	100	—	35	90	—	30	80	mA
I <sub>CC1</sub>		V <sub>IH</sub> = 3.5V, V <sub>IL</sub> = 0.6V I <sub>I/O</sub> = 0mA	—	35	—	—	30	—	—	30	—	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100%	—	40	100	—	35	90	—	30	80	mA
I <sub>SB</sub>	Standby Power Current	$\overline{CS} = V_{IH}$	—	5	20	—	5	20	—	5	15	mA
I <sub>SB1</sub>		$\overline{CS} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	—	4	900	—	4	900	—	4	900	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 3.5mA	—	—	0.4	—	—	0.4	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4	—	—	2.4	—	—	2.4	—	—	V

**NOTE:**

1. V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

**IDT6116S DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6116S55/70			IDT6116S90/120			IDT6116S150			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = GND$ to $V_{CC}$	—	—	10	—	—	10	—	—	10	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ $V_{I/O} = GND$ to $V_{CC}$	—	—	10	—	—	10	—	—	10	μA
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CS} = V_{IL}, I_{I/O} = 0mA$	—	40	100	—	40	90	—	35	80	mA
I <sub>CC1</sub>		$V_{IH} = 3.5V, V_{IL} = 0.6V$ $I_{I/O} = 0mA$	—	35	—	—	35	—	—	30	—	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100%	—	40	100	—	40	90	—	35	80	mA
I <sub>SB</sub>	Standby Power Current	$\overline{CS} = V_{IH}$	—	5	20	—	5	20	—	5	20	mA
I <sub>SB1</sub>		$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	—	20	2000	—	20	2000	—	20	2000	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA	—	—	0.4	—	—	0.4	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4	—	—	2.4	—	—	2.4	—	—	V

**NOTE:**  
1.  $V_{CC} = 5V, T_A = 25^\circ C$ .

**IDT6116L DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6116L55/70			IDT6116L90/120			IDT6116L150			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = GND$ to $V_{CC}$	—	—	2	—	—	2	—	—	2	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ $V_{I/O} = GND$ to $V_{CC}$	—	—	2	—	—	2	—	—	2	μA
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CS} = V_{IL}, I_{I/O} = 0mA$	—	40	100	—	40/35	90/80	—	30	70	mA
I <sub>CC1</sub>		$V_{IH} = 3.5V, V_{IL} = 0.6V$ $I_{I/O} = 0mA$	—	35	—	—	35/30	—	—	30	—	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100%	—	40	100	—	40/35	90/80	—	30	70	mA
I <sub>SB</sub>	Standby Power Current	$\overline{CS} = V_{IH}$	—	5	20	—	5	20/15	—	4	12	mA
I <sub>SB1</sub>		$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	—	4	200	—	4	200	—	4	200	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA	—	—	0.4	—	—	0.4	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4	—	—	2.4	—	—	2.4	—	—	V

**NOTE:**  
1.  $V_{CC} = 5V, T_A = 25^\circ C$ .

**IDT6116S DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $GND = 0V, T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6116S55/70			IDT6116S90			IDT6116S120/150			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = GND$ to $V_{CC}$	—	—	10	—	—	10	—	—	10	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ $V_{I/O} = GND$ to $V_{CC}$	—	—	10	—	—	10	—	—	10	μA
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CS} = V_{IL}, I_{I/O} = 0mA$	—	50	100	—	40	80	—	40	80	mA
I <sub>CC1</sub>		$V_{IH} = 3.5V, V_{IL} = 0.6V$ $I_{I/O} = 0mA$	—	40	—	—	35	—	—	35	—	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100%	—	50	100	—	40	80	—	40	80	mA
I <sub>SB</sub>	Standby Power Current	$\overline{CS} = V_{IH}$	—	5	15	—	5	15	—	5	15	mA
I <sub>SB1</sub>		$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	—	20	2000	—	20	2000	—	20	2000	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA	—	—	0.4	—	—	0.4	—	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4	—	—	2.4	—	—	2.4	—	—	V

**NOTE:**  
1.  $V_{CC} = 5V, T_A = 25^\circ C$

**IDT6116L DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $GND = 0V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6116L55/70			IDT6116L90			IDT6116L120/150			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
$ I_{LI} $	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = GND$ to $V_{CC}$	—	—	2	—	—	2	—	—	2	$\mu A$
$ I_{LO} $	Output Leakage Current	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ $V_{I/O} = GND$ to $V_{CC}$	—	—	2	—	—	2	—	—	2	$\mu A$
$I_{CC}$	Operating Power Supply Current	$\overline{CS} = V_{IL}, I_{I/O} = 0mA$	—	40	80	—	40	80	—	35/30	70/60	mA
$I_{CC1}$		$V_{IH} = 3.5V, V_{IL} = 0.6V$ $I_{I/O} = 0mA$	—	35	—	—	35	—	—	30	—	mA
$I_{CC2}$	Dynamic Operating Current	Min. Duty Cycle = 100%	—	40	80	—	40	80	—	35/30	70/60	mA
$I_{SB}$	Standby Power Current	$\overline{CS} = V_{IH}$	—	5	15	—	5	15	—	4	12	mA
$I_{SB1}$		$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	—	4	100	—	4	100	—	4	100	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = 4mA$	—	—	0.4	—	—	0.4	—	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -1.0mA$	2.4	—	—	2.4	—	—	2.4	—	—	V


**NOTE:**  
1.  $V_{CC} = 5V, T_A = 25^\circ C$ .

**DATA RETENTION CHARACTERISTICS** ( $T_A = -55^\circ C$  to  $+125^\circ C / -40^\circ C$  to  $+85^\circ C / 0^\circ C$  to  $70^\circ C$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT6116L			IDT6116S			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.		
VDR	VCC for Retention Data	$V_{CC} = 2.0V, \overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	2.0	—	—	2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current		COM'L	—	0.5	20	—	2	400	$\mu A$
			IND	—	0.5	40	—	2	600	$\mu A$
			MIL	—	0.5	300	—	2	1000	$\mu A$
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0	—	—	0	—	—	ns	
t <sub>R</sub>	Operation Recovery Time	t <sub>RC</sub> <sup>(2)</sup>	—	—	t <sub>RC</sub> <sup>(2)</sup>	—	—	ns		


**NOTES:**  
1.  $V_{CC} = 2V, T_A = +25^\circ C$   
2. t<sub>RC</sub> = Read Cycle Time

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	1 TTL Gate and $C_L = 100pF$ (including scope and jig)



**Figure 1. Output Load**  
(for  $t_{HZ}, t_{LZ}, t_{WZ}$  and  $t_{OW}$ )


**NOTE:**  
1. Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$  /  $-40^{\circ}C$  to  $+85^{\circ}C$  /  $0^{\circ}C$  to  $+70^{\circ}C$ )


SYMBOL	PARAMETER	IDT6116S55 IDT6116L55		IDT6116S70 IDT6116L70		IDT6116S90 IDT6116L90		IDT6116S120 IDT6116L120		IDT6116S150 IDT6116L150		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>												
$t_{RC}$	Read Access Time	55	—	70	—	90	—	120	—	150	—	ns
$t_{AA}$	Address Access Time	—	55	—	70	—	90	—	120	—	150	ns
$t_{ACS}$	Chip Select Access Time	—	50	—	65	—	90	—	120	—	150	ns
$t_{CLZ}^{(1)}$	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
$t_{OE}$	Output Enable to Output Valid	—	40	—	50	—	65	—	80	—	100	ns
$t_{OLZ}^{(1)}$	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
$t_{CHZ}^{(1)}$	Chip Deselection to Output in High Z	0	30	0	35	0	40	0	40	0	50	ns
$t_{OHZ}^{(1)}$	Output Disable to Output in High Z	0	30	0	35	0	40	0	40	0	50	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
<b>WRITE CYCLE</b>												
$t_{WC}$	Write Cycle Time	55	—	70	—	90	—	120	—	150	—	ns
$t_{CW}$	Chip Selection to End of Write	40	—	40	—	55	—	70	—	90	—	ns
$t_{AW}$	Address Valid to End of Write	45	—	65	—	80	—	105	—	120	—	ns
$t_{AS}$	Address Setup Time	5	—	15	—	15	—	20	—	20	—	ns
$t_{WP}$	Write Pulse Width	40	—	40	—	55	—	70	—	90	—	ns
$t_{WR}$	Write Recovery Time	5	—	5	—	5	—	5	—	10	—	ns
$t_{OHZ}^{(1)}$	Output Disable to Output in High Z	0	30	0	35	0	40	0	40	0	50	ns
$t_{WHZ}^{(1)}$	Write to Output in High Z	0	30	0	40	0	50	0	50	0	60	ns
$t_{DW}$	Data to Write Time Overlap	25	—	30	—	30	—	35	—	40	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	5	—	5	—	5	—	10	—	ns
$t_{ow}^{(1)}$	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	ns

**NOTE:**  
1. This parameter guaranteed but not tested.


**TIMING WAVEFORMS OF READ CYCLE NO. 1<sup>(1)</sup>**



**READ CYCLE 2<sup>(1,2,4)</sup>**




**READ CYCLE 3<sup>(1,3,4)</sup>**




- NOTES:**
- $\overline{WE}$  is High for Read Cycle.
  - Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  - Address valid prior to or coincident with  $\overline{CS}$  transition low.
  - $\overline{OE} = V_{IL}$ .
  - Transition is measured  $\pm 500mV$  from steady state with 5pF load (including scope and jig). This parameter is sampled and not 100% tested.

**TIMING WAVEFORMS OF WRITE CYCLE 1<sup>(1)</sup>**



**TIMING WAVEFORM OF WRITE CYCLE 2<sup>(1,6)</sup>**



**NOTES:**

1.  $\overline{WE}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{CE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{out}$  is the same phase of write data of this write cycle.
8.  $D_{out}$  is the read data of next address.
9. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured  $\pm 500mV$  from steady state. This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	I/O OPERATION
Standby	H	X	X	High Z
Read	L	L	H	$D_{out}$
Read	L	H	H	High Z
Write	L	X	L	$D_{in}$

**CAPACITANCE<sup>(1)</sup>** ( $T_A = 25^\circ C, f = 1.0MHz$ )

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	6	pF
$C_{I/O}$	Input/Output Capacitance	$V_{I/O} = 0V$	8	pF







**NOTE:**

1. This parameter is sampled and not 100% tested.








NORMALIZED TYPICAL DC AND AC CHARACTERISTICS

STATIC RAM



**NORMALIZED TYPICAL DC AND AC CHARACTERISTICS**





Integrated Device Technology Inc.

# CMOS STATIC RAMS

## 64K (64K x 1 BIT)

**PRELIMINARY**  
**IDT7187S**  
**IDT7187L**

**STATIC RAM**

### FEATURES:

- High-speed (equal access and cycle time)
  - Military/Industrial - 45/55/70/85ns (max.)
  - Commercial - 35/45/55/70ns (max.)
- Low-power consumption
  - IDT7187S
    - Active: 300mW (typ.)
    - Standby: 100μW (typ.)
  - IDT7187L
    - Active: 250mW (typ.)
    - Standby: 30μW (typ.)
- Battery backup operation — 2V data retention (IDT7187L version only)
- JEDEC standard high-density 22-pin DIP and 28-pin leadless chip carrier
- Produced with advanced CEMOS™II high-performance technology
- Separate data input and output
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Pin compatible with standard 64Kx1 static RAMs
- Military product 100% screened to MIL-STD-883, Class B

### DESCRIPTION:



The IDT7187 is a 64K x 1 bit high-speed CEMOS™II static RAM. It is available with 35, 45, 55, 70 or 85ns access times and consumes only 495mW maximum.

Both the standard (S) and low power (L) versions of the IDT7187 provide two standby modes - I<sub>SB</sub> and I<sub>SB1</sub>. I<sub>SB</sub> provides low-power operation (192.5mW max.); I<sub>SB1</sub> provides ultra low-power operation (5mW max.) The low power (L) version also provides the capability for data retention using battery backup. When using a 2V battery, the circuit typically consumes only 20μW.


Ease of system design is achieved by the IDT7187 with full asynchronous operation, along with matching access and cycle times. The device is packaged in an industry standard 22-pin, 300 mil DIP or 28-pin leadless chip carrier.

The IDT7187 military RAM version is 100% processed to the test methods of MIL-STD-883, Class B, Methods 5004 and 5005, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


### PIN CONFIGURATIONS



### LOGIC SYMBOL



### FUNCTIONAL BLOCK DIAGRAM



### PIN NAMES

A <sub>0</sub> - A <sub>15</sub>	ADDRESS INPUTS	D <sub>1N</sub>	DATA IN
CS	CHIP SELECT	D <sub>OUT</sub>	DATA OUT
WE	WRITE ENABLE	GND	GROUND
V <sub>CC</sub>	POWER		

SRD7187-004

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATINGS(1)**

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	COML. 0 to +70 IND. -40 to +85 MIL. -55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 20 ns.

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = +5.0V ± 10%, V<sub>CC(min.)</sub> = 4.5V, V<sub>CC(max.)</sub> = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS		IDT7187S		IDT7187L		UNIT	
				MIN.	TYP. <sup>(1)</sup> MAX.	MIN.	TYP. <sup>(1)</sup> MAX.		
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL. IND. COML.	— — —	— 10 10 5	— — —	— 5 5 2	μA	
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL. IND. COML.	— — —	— 10 10 5	— — —	— 5 5 2	μA	
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , Output Open V <sub>CC</sub> = Max.	MIL. IND. COML.	— — —	60 60 60	120 120 110	— 50 50 90	100 100 90	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100% V <sub>CC</sub> = Max., Output Open	MIL. IND. COML.	— — —	60 60 60	120 120 110	— 50 50 90	100 100 90	mA
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> V <sub>CC</sub> = Max. Min. Duty Cycle = 100%	MIL. IND. COML.	— — —	30 30 30	50 50 45	— 25 25	40 40 35	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL. IND. COML.	— — —	.02 .02 .02	20 20 15	— .006 .006	2.7 2.7 0.9	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA V <sub>CC</sub> = Min. I <sub>OL</sub> = 8mA V <sub>CC</sub> = Min.		— —	— —	0.5 0.4	— —	0.5 0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA V <sub>CC</sub> = Min.		2.4	—	—	2.4	—	V

**NOTE:**

1. Typical limits are at V<sub>CC</sub> = 5.0V, +25°C ambient.

**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES**


(L Version Only) V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>		MAX.		UNIT
				V <sub>CC</sub> @ 2.0V	V <sub>CC</sub> @ 3.0V	V <sub>CC</sub> @ 2.0V	V <sub>CC</sub> @ 3.0V	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	—	2.0	—	—	—	—	V
I <sub>CCDR</sub>	Data Retention Current							
		MIL.	—	10	15	1000	1500	μA
		IND.	—	10	15	1000	1500	
		COML.	—	10	15	350	500	
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	CS ≥ V <sub>HC</sub> V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	0	—	—	—	—	ns
T <sub>R</sub>	Operation Recovery Time		T <sub>RC</sub> <sup>(2)</sup>	—	—	—	—	ns
I <sub>LI</sub> <sup>(3)</sup>	Input Leakage Current		—	—	—	2	—	μA

**NOTES:**

1. T<sub>A</sub> = +25°C.
2. t<sub>RC</sub> = Read Cycle Time.
3. This parameter is guaranteed but not tested.


**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




SRD7187-005

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2



SRD7187-006



SRD7187-007

Figure 1. Output Load

Figure 2. Output Load (for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>)

\*Including scope and jig.


**AC CHARACTERISTICS** (V<sub>CC</sub> = 5V ± 10%, All Temperature Ranges)

SYMBOL	PARAMETER	IDT7187S35 <sup>(1)</sup> IDT7187L35 <sup>(1)</sup>		IDT7187S45 IDT7187L45		IDT7187S55 IDT7187L55		IDT7187S70 IDT7187L70		IDT7187S85 <sup>(2)</sup> IDT7187L85 <sup>(2)</sup>		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>												
t <sub>RC</sub> (TAVAV)	Read Cycle Time	35	—	45	—	55	—	70	—	85	—	ns
t <sub>AA</sub> (TAVQV)	Address Access Time	—	35	—	45	—	55	—	70	—	85	ns
t <sub>ACS</sub> (TELQV)	Chip Select Access Time	—	35	—	45	—	55	—	70	—	85	ns
t <sub>OH</sub> (TAXQX)	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
t <sub>LZ</sub> (TELQX) <sup>(3)</sup>	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
t <sub>HZ</sub> (TEHQZ) <sup>(3)</sup>	Chip Deselection to Output in High Z	—	25	—	30	—	30	—	30	—	40	ns
t <sub>PU</sub> (TELICCH) <sup>(3)</sup>	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> (TEHICCL) <sup>(3)</sup>	Chip Selection to Power Down Time	—	30	—	35	—	35	—	35	—	40	ns
<b>WRITE CYCLE</b>												
t <sub>WC</sub> (TAVAV)	Write Cycle Time	35	—	45	—	55	—	70	—	85	—	ns
t <sub>CW</sub> (TELWH)	Chip Selection to End of Write	30	—	40	—	50	—	55	—	65	—	ns
t <sub>AW</sub> (TAVWH)	Address Valid to End of Write	30	—	40	—	50	—	55	—	65	—	ns
t <sub>AS</sub> (TAVWL)	Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub> (TWLWH)	Write Pulse Width	25	—	30	—	35	—	40	—	45	—	ns
t <sub>WR</sub> (TWHAX)	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t <sub>DW</sub> (TDVWH)	Data Valid to End of Write	20	—	25	—	25	—	30	—	35	—	ns
t <sub>DH</sub> (TWHDX)	Data Hold Time	5	—	5	—	5	—	5	—	0	—	ns
t <sub>WZ</sub> (TWLQZ) <sup>(3)</sup>	Write Enable to Output in High Z	0	25	0	30	0	30	0	30	0	40	ns
t <sub>OW</sub> (TWHQZ) <sup>(3)</sup>	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	ns

**NOTES:**


1. 0°C to +70°C only.
2. -40°C to +85°C and -55°C to +125°C only.
3. This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1(1,2)**



SRD7187-008

**TIMING WAVEFORM OF READ CYCLE NO. (1, 3)**




SRD7187-009

**NOTES:**

1.  $\overline{WE}$  is high for READ cycle.
2.  $\overline{CS}$  is low for READ cycle.
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)(1)**




SRD7187-010

**NOTES:**

1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.
2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1)</sup>**



SRD7187-011

**NOTES:**

1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.
2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D Out	Active
Write	L	L	High Z	Active

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )

SYMBOL	ITEM	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	7	pF

**NOTE:**

This parameter is sampled and not 100% tested.



Integrated Device Technology Inc.

# CMOS STATIC RAMS

## 64K (16K x 4 BIT)

**IDT7188S**  
**IDT7188L**

### FEATURES:

- High-speed (equal access and cycle times)
  - Military/Industrial - 45/55/70/85ns max.
  - Commercial - 45/55/70ns max.
- Low-power operation
  - IDT7188S
    - Active: 350mW (typ.)
    - Standby: 100 $\mu$ W (typ.)
  - IDT7188L
    - Active: 300mW (typ.)
    - Standby: 30 $\mu$ W (typ.)
- Battery backup operation — 2V data retention (L version only)
- High-density industry standard 22-pin, 300 mil DIP
- Produced with advanced CEMOS™II technology
- Bidirectional data inputs and outputs
- Single +5V ( $\pm 10\%$ ) power supply
- Inputs/outputs TTL-compatible
- Three state outputs
- Static operation - no clocks or refresh required
- Military product 100% screened to MIL-STD-883, Class B

### DESCRIPTION:

The IDT7188 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high reliability technology—CEMOS™II. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.


Access times as fast as 45ns are available, with maximum power consumption of only 605mW. The IDT7188 offers a reduced power standby mode, I<sub>SB1</sub>, which enables the designer to greatly reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low power version (L) also offers a battery backup data retention capability where the circuit typically consumes only 20 $\mu$ W when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along with matching access and cycle times, favor the simplified system design approach.


The IDT7188 is packaged in a 22-pin, 300 mil DIP providing excellent board-level packing densities.

The IDT7188 military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


### PIN CONFIGURATION



### LOGIC SYMBOL



### FUNCTIONAL BLOCK DIAGRAM



### PIN NAMES

A <sub>0</sub> -A <sub>13</sub>	ADDRESS INPUTS	I/O <sub>1</sub> -I/O <sub>4</sub>	DATA I/O
CS	CHIP SELECT	V <sub>CC</sub>	POWER
WE	WRITE ENABLE	GND	GROUND

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.



ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

## NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5*	—	0.8	V

\*V<sub>IL</sub> min = -3.0V for pulse width less than 20ns.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

## DC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = +5.0V ± 10%, V<sub>CC(min.)</sub> = 4.5V, V<sub>CC(max.)</sub> = 5.5V, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS		IDT7188S			IDT7188L			UNIT
				MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>L</sub>	Input Leakage Current	V <sub>CC</sub> = Max.; V <sub>IN</sub> = GND to V <sub>CC</sub>	MIL.	—	—	10	—	—	5	μA
			IND.	—	—	10	—	—	5	
			COM'L.	—	—	5	—	—	2	
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max. CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	MIL.	—	—	10	—	—	5	μA
			IND.	—	—	10	—	—	5	
			COM'L.	—	—	5	—	—	2	
I <sub>CC1</sub>	Operating Power Supply Current	CS = V <sub>IL</sub> , Output Open V <sub>CC</sub> = Max.	MIL.	—	70	140	—	60	125	mA
			IND.	—	70	140	—	60	125	
			COM'L.	—	70	125	—	60	110	
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100% V <sub>CC</sub> = Max., Output Open	MIL.	—	85	140	—	75	125	mA
			IND.	—	85	140	—	75	125	
			COM'L.	—	85	125	—	75	110	
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ V <sub>IH</sub> V <sub>CC</sub> = Max. Min. Duty Cycle = 100%	MIL.	—	30	50	—	25	40	mA
			IND.	—	30	50	—	25	40	
			COM'L.	—	30	45	—	25	35	
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max. V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	MIL.	—	.02	20	—	.006	2.7	mA
			IND.	—	.02	20	—	.006	2.7	
			COM'L.	—	.02	15	—	.006	0.9	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA V <sub>CC</sub> = Min.	—	—	0.5	—	—	0.5	V	
		I <sub>OL</sub> = 8mA V <sub>CC</sub> = Min.	—	—	0.4	—	—	0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA V <sub>CC</sub> = Min.	2.4	—	—	2.4	—	—	V	

## NOTE:

- Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>		MAX.		UNIT
				V <sub>CC</sub> @		V <sub>CC</sub> @		
				2.0V	3.0V	2.0V	3.0V	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	—	2.0	—	—	—	—	V
I <sub>CCDR</sub>	Data Retention Current	MIL. IND. COM'L.	—	10	15	1000	1500	μA
			—	10	15	1000	1500	
			—	10	15	350	500	
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	CS ≥ V <sub>HC</sub> V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	0	—	—	—	—	ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>	—	—	—	—	ns
I <sub>L</sub>   <sup>(3)</sup>	Input Leakage Current		—	—	—	2	—	μA

## NOTES:

- T<sub>A</sub> = +25°C.
- t<sub>RC</sub> = Read Cycle Time.
- This parameter is guaranteed but not tested.

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>WZ</sub>, and t<sub>OW</sub>)

\*Including scope and jig.


**AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5V ± 10%, ALL TEMPERATURE RANGES)**

SYMBOL	PARAMETER	IDT7188S45 IDT7188L45		IDT7188S55 IDT7188L55		IDT7188S70 IDT7188L70		IDT7188S85 <sup>(1)</sup> IDT7188L85 <sup>(1)</sup>	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
<b>READ CYCLE</b>									
t <sub>RC</sub>	Read Cycle Time	45	—	55	—	70	—	85	—
t <sub>AA</sub>	Address Access Time	—	45	—	55	—	70	—	85
t <sub>ACS</sub>	Chip Select Access Time	—	45	—	55	—	70	—	85
t <sub>OH</sub>	Output Hold from Address Change	5	—	5	—	5	—	5	—
t <sub>LZ</sub>	Chip Selection to Output in Low Z <sup>(2)</sup>	5	—	5	—	5	—	5	—
t <sub>HZ</sub>	Chip Deselection to Output in High Z <sup>(2)</sup>	—	15	—	20	—	25	—	30
t <sub>PU</sub>	Chip Selection to Power Up Time <sup>(2)</sup>	0	—	0	—	0	—	0	—
t <sub>PD</sub>	Chip Deselection to Power Down Time <sup>(2)</sup>	—	45	—	55	—	70	—	85
<b>WRITE CYCLE</b>									
t <sub>WC</sub>	Write Cycle Time	40	—	50	—	60	—	75	—
t <sub>CW</sub>	Chip Selection to End of Write	35	—	50	—	60	—	75	—
t <sub>AW</sub>	Address Valid to End of Write	35	—	50	—	60	—	75	—
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—	0	—
t <sub>WP</sub>	Write Pulse Width	35	—	50	—	60	—	75	—
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—
t <sub>DW</sub>	Data Valid to End of Write	20	—	25	—	30	—	35	—
t <sub>DH</sub>	Data Hold Time	5	—	5	—	5	—	5	—
t <sub>WZ</sub>	Write Enable to Output in High Z <sup>(2)</sup>	—	15	—	25	—	30	—	40
t <sub>OW</sub>	Output Active from End of Write	5	—	5	—	5	—	5	—

**NOTE:**


- 40°C to +85°C and -55°C to +125°C product only.
- This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,2)</sup>**



SSD7188-007

**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,3)</sup>**




SSD7188-008

**NOTES:**


1.  $\overline{WE}$  is high for READ cycle.
2.  $\overline{CS}$  is low for READ cycle.
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>(1)</sup>**



SSD7188-009

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1)</sup>**



SSD7188-010

**NOTES:**

1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.
2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D <sub>OUT</sub>	Active
Write	L	L	High Z	Active

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

**NOTE:**

1. This parameter is sampled and not 100% tested.



Integrated Device Technology Inc.

# CMOS STATIC RAMS

## 64K (16K x 4 BIT)

Added chip select and output enable controls

IDT7198S  
IDT7198L

STATIC RAM

### FEATURES:

- Output Enable ( $\overline{OE}$ ) pin available for added system flexibility
- Multiple Chip Selects ( $\overline{CS}_1$ ,  $\overline{CS}_2$ ) simplify system design and operation
- High-speed (equal access and cycle times)
  - Military/Industrial—45/55/70/85ns max.
  - Commercial—45/55/70ns max.
- Low-power operation
  - IDT7198S
    - Active: 350mW (typ.)
    - Standby: 100 $\mu$ W (typ.)
  - IDT7198L
    - Active: 300mW (typ.)
    - Standby: 30 $\mu$ W (typ.)
- Battery back-up operation — 2V data retention (L version only)
- 24-pin THINDIP and high-density 28-pin leadless chip carrier
- Produced with advanced CEMOS™II technology
- Bidirectional data inputs and outputs
- Military product 100% screened to MIL-STD-883, Class B

The dual chip select feature ( $\overline{CS}_1$ ,  $\overline{CS}_2$ ) now brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding. Since external decoding logic is reduced, board space is saved, system speed is enhanced by approximately 10-20ns and system reliability improves as a result of lower part count.

Both chip selects, chip select 1 ( $\overline{CS}_1$ ) and chip select 2 ( $\overline{CS}_2$ ), must be in the active-low state to select the memory. If either chip select is pulled high, the memory will be deselected and remain in the standby mode.

The output enable function ( $\overline{OE}$ ) is also a highly desirable feature of the IDT7198 high-speed common I/O static RAM. This function is designed to eliminate problems associated with data bus contention by allowing the data outputs to be controlled independent of either chip select.

These added memory control features provide improved system design flexibility, along with overall system speed performance enhancements.

### DESCRIPTION:


The IDT7198 is a 65,536 bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS™II. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.

The IDT7198 features three memory control functions: chip select 1 ( $\overline{CS}_1$ ), chip select 2 ( $\overline{CS}_2$ ) and output enable ( $\overline{OE}$ ). These three functions greatly enhance the IDT7198's overall flexibility in high-speed memory applications. (Con't on next page)


### MEMORY CONTROL:

The IDT7198 64K high-speed CEMOS II static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.


### PIN CONFIGURATION



### LOGIC SYMBOL



### FUNCTIONAL BLOCK DIAGRAM



### PIN NAMES

A <sub>0</sub> -A <sub>13</sub>	ADDRESS INPUTS	$\overline{OE}$	OUTPUT ENABLE
$\overline{CS}_1$	CHIP SELECT 1	I/O <sub>1</sub> -I/O <sub>4</sub>	DATA I/O
$\overline{CS}_2$	CHIP SELECT 2	V <sub>CC</sub>	POWER
$\overline{WE}$	WRITE ENABLE	GND	GROUND

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

**DESCRIPTION (Con't)**

Access times as fast as 45ns are available with maximum power consumption of only 605mW. The IDT7198 offers a reduced power standby mode,  $I_{SB1}$ , which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and cooling levels, while greatly enhancing system reliability. The low power version (L) also offers a battery backup data retention capability where the circuit typically consumes only  $20\mu\text{W}$  when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply. Fully static asynchronous circuitry, along

with matching access and cycle times, favor the simplified system design approach.

The IDT7198 is packaged in either a 24-pin dual in-line or 28-pin leadless chip carrier providing improved board-level packing densities.

The IDT7198 military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
$T_A$	Operating Temperature	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-65 to +135	°C
$T_{STG}$	Storage Temperature	-65 to +150	°C
$P_T$	Power Dissipation	1.0	W
$I_{OUT}$	DC Output Current	50	mA

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	—	6.0	V
$V_{IL}$	Input Low Voltage	-0.5*	—	0.8	V

\* $V_{IL}$  min = -3.0V for pulse width less than 20 ns.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	$V_{CC}$
Military	-55°C to +125°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**DC ELECTRICAL CHARACTERISTICS**

$V_{CC} = +5.0V \pm 10\%$ ,  $V_{CC(\text{min.})} = 4.5V$ ,  $V_{CC(\text{max.})} = 5.5V$ ,  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7198S			IDT7198L			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.		
$I_{LI}$	Input Leakage Current	$V_{CC} = \text{Max.}; V_{IN} = \text{GND to } V_{CC}$	MIL. IND. COM'L.	— — —	— — —	10 10 5	— — —	— — —	5 5 2	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$V_{CC} = \text{Max.}$ $\overline{CS} = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	MIL. IND. COM'L.	— — —	— — —	10 10 5	— — —	— — —	5 5 2	$\mu\text{A}$
$I_{CC1}$	Operating Power Supply Current	$\overline{CS} = V_{IL}$ , Output Open $V_{CC} = \text{Max.}$	MIL. IND. COM'L.	— — —	70 70 70	140 140 125	— — —	60 60 60	125 125 110	mA
$I_{CC2}$	Dynamic Operating Current	Min. Duty Cycle = 100% $V_{CC} = \text{Max.}$ , Output Open	MIL. IND. COM'L.	— — —	85 85 85	140 140 125	— — —	75 75 75	125 125 110	mA
$I_{SB}$	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$ $V_{CC} = \text{Max.}$ Min. Duty Cycle = 100%	MIL. IND. COM'L.	— — —	30 30 30	50 50 45	— — —	25 25 25	40 40 35	mA
$I_{SB1}$	Full Standby Power Supply Current	$\overline{CS} \geq V_{HC}, V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	MIL. IND. COM'L.	— — —	.02 .02 .02	20 20 15	— — —	.006 .006 .006	2.7 2.7 0.9	mA
$V_{OL}$	Output Low Voltage	$I_{OL} = 10\text{mA}$ $V_{CC} = \text{Min.}$		—	—	0.5	—	—	0.5	V
		$I_{OL} = 8\text{mA}$ $V_{CC} = \text{Min.}$		—	—	0.4	—	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4\text{mA}$ $V_{CC} = \text{Min.}$		2.4	—	—	2.4	—	—	V

**NOTE:**

- Typical limits are at  $V_{CC} = 5.0V$ , +25°C ambient.


## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only)  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$ 

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>		MAX.		UNIT	
				$V_{CC}@$ 2.0V	$V_{CC}@$ 3.0V	$V_{CC}@$ 2.0V	$V_{CC}@$ 3.0V		
$V_{DR}$	$V_{CC}$ for Data Retention	—	2.0	—	—	—	—	V	
$I_{CCDR}$	Data Retention Current	$\overline{CS} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	MIL.	—	10	15	1000	1500	$\mu A$
			IND.	—	10	15	1000	1500	
			COM'L.	—	10	15	350	500	
$t_{CDR}$	Chip Deselect to Data Retention Time		0						ns
$t_R$	Operation Recovery Time		$t_{RC}^{(2)}$	—	—	—	—	ns	
$ I_{LI} ^{(3)}$	Input Leakage Current		—	—	—	2	—	$\mu A$	

## NOTES:

- $T_A = +25^\circ C$
- $t_{RC}$  = Read Cycle Time
- This parameter is guaranteed but not tested.

LOW  $V_{CC}$  DATA RETENTION WAVEFORM

## AC TEST CONDITIONS

input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2





Figure 1. Output Load

Figure 2. Output Load  
(for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ , and  $t_{OW}$ )

\*Including scope and jig

AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)

SYMBOL	PARAMETER	IDT7198S45 IDT7198L45		IDT7198S55 IDT7198L55		IDT7198S70 IDT7198L70		IDT7198S85 <sup>(1)</sup> IDT7198L85 <sup>(1)</sup>		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	45	—	55	—	70	—	85	—	ns
$t_{AA}$	Address Access Time	—	45	—	55	—	70	—	85	ns
$t_{ACS1,2}$	Chip Select-1, 2 Access Time <sup>(2)</sup>	—	45	—	55	—	70	—	85	ns
$t_{CLZ1,2}^{(3)}$	Chip Select-1,2 to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{OE}$	Output Enable to Output Valid	—	30	—	35	—	45	—	55	ns
$t_{OLZ}^{(3)}$	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{CHZ1,2}^{(3)}$	Chip Select-1,2 to Output in High Z	—	15	—	20	—	25	—	30	ns
$t_{OHZ}^{(3)}$	Output Disable to Output in High Z	—	15	—	20	—	25	—	30	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{PU}^{(3)}$	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}^{(3)}$	Chip Deselection to Power Down Time	—	45	—	55	—	70	—	85	ns


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)

SYMBOL	PARAMETER	IDT7198S45 IDT7198L45		IDT7198S55 IDT7198L55		IDT7198S70 IDT7198L70		IDT7198S85 <sup>(1)</sup> IDT7198L85 <sup>(1)</sup>		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	40	—	50	—	60	—	75	—	ns
$t_{CW1,2}$	Chip Selection to End of Write	35	—	50	—	60	—	75	—	ns
$t_{AW}$	Address Valid to End of Write	35	—	50	—	60	—	75	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	35	—	50	—	60	—	75	—	ns
$t_{WR1,2}$	Write Recovery Time	0	—	0	—	0	—	0	—	ns
$t_{WHZ}^{(3)}$	Write Enable to Output High Z	—	15	—	25	—	30	—	40	ns
$t_{DW}$	Data to Write Time Overlap	20	—	25	—	30	—	35	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	5	—	5	—	5	—	ns
$t_{OW}^{(3)}$	Output Active from End of Write	5	—	5	—	5	—	5	—	ns

**NOTES:**


1.  $-40^{\circ}C$  to  $+85^{\circ}C$  and  $-55^{\circ}C$  to  $+125^{\circ}C$  product only.
2. Both chip selects must be active low for the device to be selected.
3. This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**



SRD7198-008


**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>**



SRD7198-009



**TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)**




SRD7198-010

**NOTES:**


1.  $\overline{WE}$  is High for Read Cycle.
2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $\overline{CS}_2 = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}_1$  and/or  $\overline{CS}_2$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200mV$  from steady state. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1(1)**



SRD7198-011

**TIMING WAVEFORM OF WRITE CYCLE NO. 2(1,6)**



SRD7198-012

**NOTES:**

1. WE must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}_1$  and a low  $\overline{CS}_2$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}_1$  or  $\overline{CS}_2$  or WE going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\overline{CS}_1$  and/or  $\overline{CS}_2$  low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8. If  $\overline{CS}_1$  and  $\overline{CS}_2$  are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured  $\pm 200mV$  from steady state. This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	$\overline{CS}_1$	$\overline{CS}_2$	$\overline{WE}$	$\overline{OE}$	OUTPUT	POWER
Standby	H	X	X	X	High Z	Standby
Standby	X	H	X	X	High Z	Standby
Read	L	L	H	L	$D_{OUT}$	Active
Write	L	L	L	X	High Z	Active
Read	L	L	H	H	High Z	Active

**CAPACITANCE** ( $T_A = 25^\circ C, f = 1.0MHz$ )

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	7	pF

**NOTE:**

1. This parameter is sampled and not 100% tested.



Integrated Device Technology Inc.

# CMOS STATIC RAMS 64K (16K x 4 BIT)

ADVANCE  
INFORMATION  
IDT71981S/L  
IDT71982S/L

STATIC RAM

## SEPARATE DATA INPUTS AND OUTPUTS

### FEATURES:

- Separate data inputs and outputs
- IDT71981S/L: outputs track inputs during write mode
- IDT71982S/L: high impedance outputs during write mode
- High-speed (equal access and cycle time)  
IDT7198/2S—45/55/70/85ns (max.)  
IDT7198/2L—45/55/70/85ns (max.)
- Low power consumption  
—IDT71981/2S  
Active: 350mW (Typ.)  
Standby: 100μW (Typ.)  
—IDT71981/2L  
Active: 300mW (Typ.)  
Standby: 30μW (Typ.)
- Battery backup operation—2V data retention (L version only)
- High-density 28-pin 600 mil dual in-line package and 28-pin leadless chip carriers
- Produced with advanced CEMOS™ high-performance technology
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Military product 100% screened to MIL-STD-883, Class B

### DESCRIPTION:

The IDT71981/IDT71982 are 65,536-bit high-speed static RAMs organized as 16K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 45ns are available with maximum power consumption of only 605mW. These circuits also offer a reduced power standby mode ( $I_{SB}$ ). When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, this standby mode. In the ultra low power standby mode ( $I_{SB1}$ ), the devices consume less than 30μW, typically. This capability provides significant system-level power and cooling savings. The low power (L) versions also offer a battery backup data retention capability where the circuit typically consumes only 20μW operating off a 2V battery.

All inputs and outputs of the IDT71981/IDT71982 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Fully static asynchronous circuitry is used, which requires no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

The IDT71981/IDT71982 are packaged in either space-saving 28-pin, 600 mil DIPs or 28-pin leadless chip carriers, providing high board-level packing densities.

The IDT71981/IDT71982 Military RAMs are 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.


## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.


## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

### PIN CONFIGURATIONS



SSD71981-002


**DIP  
TOP VIEW**



SSD71981-003

**LCC  
TOP VIEW**

### LOGIC SYMBOL



SSD71981-004

### PIN NAMES

A <sub>0</sub> -A <sub>13</sub>	ADDRESS INPUTS	D <sub>1</sub> -D <sub>4</sub>	DATA IN
$\overline{CS}_1, \overline{CS}_2$	CHIP SELECTS	Y <sub>1</sub> -Y <sub>4</sub>	DATA OUT
$\overline{WE}$	WRITE ENABLE	GND	GROUND
$\overline{OE}$	OUTPUT ENABLE	V <sub>CC</sub>	POWER



Integrated Device Technology Inc.

# CMOS STATIC RAMS 64K (8K x 8 BIT)

ADVANCE  
INFORMATION  
IDT7164S  
IDT7164L

STATIC RAM

## FEATURES:

- High-speed address/chip select access time  
Military and Industrial—70ns (max.)  
Commercial—55ns (max.)
- Low-power operation  
—IDT7164S  
Active: 300mW (typ.)  
Standby: 100μW (typ.)  
—IDT7164L  
Active: 250mW (typ.)  
Standby: 30μW (typ.)
- Battery Backup operation—2V data retention voltage
- Produced with advanced CEMOS™ II high-performance technology
- Single 5V (±10%) power supply
- Input and output directly TTL-compatible
- Three-state output
- Static operation: no clocks or refresh required
- Standard 28-pin DIP and 32-pin LCC
- Pin compatible with standard 64K static RAM and EPROM
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:

The IDT7164 is a 65,536 bit high-speed static RAM organized as 8K x 8. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS™ II.


Address access times at 55ns are available with maximum power consumption of only 550mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}_1$  goes high or  $CS_2$  goes low, the circuit will automatically go to, and remain in, a low power standby mode. In the full standby mode, the low power device consumes less than 30μW typically. Both versions also offer a battery backup data retention capability where the circuit typically consumes only 10μW operating off of a 2V battery.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.

The IDT7164 is packaged in either a 28-pin, 600 mil-DIP or 32-pin leadless chip carrier, providing high board-level packing densities.

The IDT7164 Military RAM is 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM




SRD7164-001

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES


©1985 Integrated Device Technology, Inc.

### PIN CONFIGURATIONS



SRD7164-002


**28 PIN SIDEBRAZE  
TOP VIEW**



SRD7164-003

**32 PIN LCC  
TOP VIEW**

### LOGIC SYMBOL



SRD7164-004

### PIN NAMES

A <sub>0</sub> -A <sub>10</sub>	ADDRESS	$\overline{WE}$	WRITE ENABLE
I/O <sub>1</sub> -I/O <sub>8</sub>	DATA INPUT/OUTPUT	$\overline{OE}$	OUTPUT ENABLE
$\overline{CS}_1$	CHIP SELECT	GND	GROUND
CS <sub>2</sub>	CHIP SELECT	V <sub>CC</sub>	POWER



Integrated Device Technology Inc.

# CMOS DUAL PORT RAM 8K (1K x 8 BIT)

PRELIMINARY  
IDT7130S  
IDT7130L

STATIC RAM

## FEATURES:

- High-speed access
  - Military and Industrial 100/120ns (max.)
  - Commercial 90/100ns (max.)
- Low-power operations
  - IDT7130S
    - Active: 325mW (typ.)
    - Standby: 5mW (typ.)
  - IDT7130L
    - Active: 325mW (typ.)
    - Standby: 1mW (typ.)
- CEMOS™ II process virtually eliminates alpha particle induced soft-errors
- On-chip port arbitration logic
- $\overline{INT}$  and  $\overline{BUSY}$  flags
- Fully asynchronous operation from either port
- Battery backup operation — 2V data retention
- Single 5V  $\pm$  10% power supply
- TTL compatibility
- Fully static operation
- Three state output
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:


The IDT7130 is a CMOS 1Kx8 high-speed Dual Port Static RAM. It is fabricated using IDT's high-performance CEMOS II technology.

The IDT7130 provides two ports with separate controls, address and I/O that permit independent access for reads or writes to any location in memory. The IDT7130 has an automatic power-down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high).

Access times as fast as 90ns are available with typical operating power of only 325mW. The low power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 200 $\mu$ W off a 2V battery.

The IDT7130 is packaged in either a 48-pin DIP or a 48-pin leadless chip carrier. Military parts are 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



SRD7130-001

### NOTE:

1. Open drain outputs: pullup resistor required.

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES


©1985 Integrated Device Technology, Inc.

## PIN NAMES

LEFT PORT	RIGHT PORT	NAMES
$\overline{CE}_L$	$\overline{CE}_R$	CHIP ENABLE
R/ $\overline{W}_L$	R/ $\overline{W}_R$	READ/WRITE ENABLE
$\overline{OE}_L$	$\overline{OE}_R$	OUTPUT ENABLE
$\overline{BUSY}_L$	$\overline{BUSY}_R$	BUSY FLAG
$\overline{INT}_L$	$\overline{INT}_R$	INTERRUPT FLAG
A <sub>0L</sub> -A <sub>9L</sub>	A <sub>0R</sub> -A <sub>9R</sub>	ADDRESS
I/O <sub>0L</sub> -I/O <sub>7L</sub>	I/O <sub>0R</sub> -I/O <sub>7R</sub>	DATA INPUT/OUTPUT
V <sub>CC</sub>		POWER
GND		GROUND


SRD7130-002

**PIN CONFIGURATIONS**



SRD7130-003

DIP  
TOP VIEW



SRD7130-004

LCC  
TOP VIEW

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
$T_A$	Operating Temperature	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-65 to +135	°C
$T_{STG}$	Storage Temperature	-65 to +150	°C
$P_T$	Power Dissipation	1.0	W
$I_{OUT}$	DC Output Current	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	$V_{CC}$
MILITARY	-55°C to +125°C	0V	5.0V ± 10%
INDUSTRIAL	-40°C to +85°C	0V	5.0V ± 10%
COMMERCIAL	0°C to +70°C	0V	5.0V ± 10%



**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $V_{CC} = +5.0V \pm 10\%$ )**

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7130S			IDT7130L			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.		
I <sub>LI</sub>	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	—	10	—	—	5	$\mu A$	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	—	10	—	—	5	$\mu A$	
V <sub>IH</sub>	Input High Voltage		2.2	—	6.0	2.2	—	6.0	V	
V <sub>IL</sub>	Input Low Voltage		-1.0 <sup>(2)</sup>	—	0.8	-1.0 <sup>(2)</sup>	—	0.8	V	
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}, \text{Outputs Open}$	COM'L.	—	65	170	—	65	120	mA
			IND.	—	65	180	—	65	140	
			MIL.	—	65	185	—	65	150	
I <sub>SB1</sub>	Standby Current (Both Ports Standby)	$\overline{CE}_L \text{ and } \overline{CE}_R \geq V_{IH}$	COM'L.	—	25	40	—	25	30	mA
			IND.	—	25	50	—	25	40	
			MIL.	—	25	55	—	25	45	
I <sub>SB2</sub>	Standby Current (One Port Standby)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open	COM'L.	—	40	110	—	40	75	mA
			IND.	—	40	120	—	40	90	
			MIL.	—	40	125	—	40	100	
I <sub>SB3</sub>	Full Standby Current (Both Ports Full Standby)	Both Ports $\overline{CE}_L \text{ and } \overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$	COM'L.	—	1	15	—	0.2	4	mA
			IND.	—	1	25	—	0.2	8	
			MIL.	—	1	30	—	0.2	10	
I <sub>SB4</sub>	Full Standby Current (One Port Full Standby)	One Port $\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$ Active Port Outputs Open	COM'L.	—	40	90	—	35	65	mA
			IND.	—	40	100	—	35	75	
			MIL.	—	40	110	—	35	80	
V <sub>OL</sub>	Output Low Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	I <sub>OL</sub> = 3.5mA	—	—	0.4	—	—	0.4	V	
		I <sub>OL</sub> = 8mA	—	—	0.5	—	—	0.5		
V <sub>OL</sub>	Open Drain Output Low Voltage (BUSY, INT)	I <sub>OL</sub> = 16mA	—	—	0.5	—	—	0.5	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA	2.4	—	—	2.4	—	—	V	

**NOTES:**

1.  $V_{CC} = 5V, T_A = +25^\circ C$ .
2.  $V_{IL}$  min. = -3.5V for pulse width less than 30ns.


**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7130L			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.		
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data		2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 2.0V, \overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$	COM'L.	—	100	1500	$\mu A$
			IND.	—	100	3000	$\mu A$
			MIL.	—	100	4000	$\mu A$
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0	—	—	ns	
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>	—	—	ns	

**NOTES:**


1.  $V_{CC} = 2V, T_A = +25^\circ C$ .
2. t<sub>RC</sub> = Read Cycle Time.

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




**AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3



**Figure 1.**  
Output Load



**Figure 2.**  
Output Load  
(for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ , and  $t_{OW}$ )



**Figure 3.**  
BUSY and INT  
Output Load

\*Including scope and jig.

**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**

SYMBOL	PARAMETER	IDT7130S90 <sup>(2)</sup> IDT7130L90		IDT7130S100 IDT7130L100		IDT7130S120 <sup>(3)</sup> IDT7130L120		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	

**READ CYCLE**

$t_{RC}$	Read Cycle Time	90	—	100	—	120	—	ns
$t_{AA}$	Address Access Time	—	90	—	100	—	120	ns
$t_{ACE}$	Chip Enable Access Time	—	90	—	100	—	120	ns
$t_{AOE}$	Output Enable Access Time	—	40	—	40	—	60	ns
$t_{OH}$	Output Hold From Address Change	10	—	10	—	10	—	ns
$t_{LZ}$	Output Low Z Time <sup>(1,4)</sup>	5	—	5	—	5	—	ns
$t_{HZ}$	Output High Z Time <sup>(1,4)</sup>	—	40	—	40	—	40	ns
$t_{PU}$	Chip Enable to Power Up Time <sup>(4)</sup>	0	—	0	—	0	—	ns
$t_{PD}$	Chip Disable to Power Down Time <sup>(4)</sup>	—	50	—	50	—	50	ns

**WRITE CYCLE**

$t_{WC}$	Write Cycle Time	90	—	100	—	120	—	ns
$t_{EW}$	Chip Enable to End of Write	85	—	90	—	100	—	ns
$t_{AW}$	Address Valid to End of Write	85	—	90	—	100	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	60	—	60	—	70	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	40	—	40	—	40	—	ns
$t_{HZ}$	Output High Z Time <sup>(1,4)</sup>	—	40	—	40	—	40	ns
$t_{DH}$	Data Hold Time	0	—	0	—	0	—	ns
$t_{WZ}$	Write Enabled to Output in High Z <sup>(1,4)</sup>	0	40	0	40	0	50	ns
$t_{OW}$	Output Active From End of Write <sup>(1,4)</sup>	0	—	0	—	0	—	ns

**INTERRUPT TIMING**

$t_{RC}$	Read Cycle Time	90	—	100	—	120	—	ns
$t_{WC}$	Write Cycle Time	90	—	100	—	120	—	ns
$t_{BAA}$	BUSY Access Time to Address	—	45	—	50	—	60	ns
$t_{BDA}$	BUSY Disable Time to Address	—	45	—	50	—	60	ns
$t_{BAC}$	BUSY Access Time to Chip Enable	—	45	—	50	—	60	ns
$t_{BDC}$	BUSY Disable Time to Chip Enable	—	45	—	50	—	60	ns
$t_{APS}$	Arbitration Priority Set Up Time	5	—	5	—	5	—	ns


**BUSY TIMING**

$t_{AS}$	Address Set Up Time	0	—	0	—	0	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	ns
$t_{INS}$	Interrupt Set Time	—	55	—	60	—	70	ns
$t_{INR}$	Interrupt Reset Time	—	55	—	60	—	70	ns

**NOTES:**


1. Transition is measured  $\pm 500mV$  from low or high impedance voltage with load (Figures 1, 2 & 3).
2. IDT7130S90 and IDT7130L90 available over  $T_A = 0^\circ C$  to  $+70^\circ C$  only.
3. IDT7130S120 and IDT7130L120 available over  $T_A, -40^\circ C$  to  $+85^\circ C$  and  $-55^\circ C$  to  $+125^\circ C$  only.
4. This parameter guaranteed but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1 EITHER SIDE(1,2,6)**




SRD7130-008

**TIMING WAVEFORM OF READ CYCLE NO. 2 EITHER SIDE(1,3)**




SRD7130-009

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 EITHER SIDE(4,7)**



SRD7130-010


**TIMING WAVEFORM OF WRITE CYCLE NO. 2 EITHER SIDE(4,7)**



SRD7130-011


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 1  $\overline{CE}$  ARBITRATION**

$\overline{CE}_L$  VALID FIRST:



SRD7130-013


$\overline{CE}_R$  VALID FIRST



SRD7130-012


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 2 ADDRESS VALID ARBITRATION(5)**

**LEFT ADDRESS VALID FIRST:**



SRD7130-014


**RIGHT ADDRESS VALID FIRST:**



SRD7130-015


**TIMING WAVEFORM OF INTERRUPT MODE(5,8)**

**LEFT SIDE SETS  $\overline{INT}_R$ :**




SRD7130-016


**RIGHT SIDE CLEARS  $\overline{INT}_R$ :**



SRD7130-017

**RIGHT SIDE SETS  $\overline{INT}_L$ :**

SRD7130-018

**LEFT SIDE CLEARS  $\overline{INT}_L$ :**

SRD7130-019

**NOTES:**

1. R/W is high for Read Cycles.
2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.
4. If  $\overline{CE}$  goes high simultaneously with R/W high, the outputs remain in the high impedance state.
5.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ .
6.  $\overline{OE} = V_{IL}$ .
7. R/W =  $V_{IH}$  during address transition.
8.  $\overline{INT}_R$  and  $\overline{INT}_L$  are reset (high) during power up.

**FUNCTIONAL DESCRIPTION:**

The IDT7130 provides two ports with separate controls, address and I/O that permit independent access for reads or writes to any location in memory. The IDT7130 has an automatic power-down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The interrupt flag ( $\overline{INT}$ ) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag ( $\overline{INT}_R$ ) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( $\overline{INT}_R$ ), the right port must read the memory location 3FE. The message (8-bits) at 3FE or 3FF is user-defined. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

**ARBITRATION LOGIC,  
FUNCTIONAL DESCRIPTION:**

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active  $\overline{BUSY}$  flag will be set for the delayed port.

The  $\overline{BUSY}$  flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's  $\overline{BUSY}$  flag.  $\overline{BUSY}$  is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has  $\overline{BUSY}$  set LOW. The delayed port will have access when  $\overline{BUSY}$  goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}_L$  and  $\overline{CE}_R$  for access (refer to Table III,  $\overline{CE}$  Arbitration); or (2) if the  $\overline{CE}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table IV, Address Arbitration). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation.

## TRUTH TABLES

TABLE I — NON-CONTENTION READ/WRITE CONTROL

LEFT PORT INPUTS <sup>(1)</sup>			RIGHT PORT INPUTS <sup>(1)</sup>			FLAGS <sup>(2)</sup>		FUNCTION
R/W <sub>L</sub>	$\overline{CE}_L$	$\overline{OE}_L$	R/W <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	BUS <sub>L</sub>	BUS <sub>R</sub>	
X	H	X	X	X	X	H	H	Left Port in Power Down Mode
X	X	X	X	H	X	H	H	Right Port in Power Down Mode
L	L	X	X	X	X	H	H	Data on Left Port Written Into Memory
H	L	L	X	X	X	H	H	Data in Memory Output on Left Port
X	X	X	L	L	X	H	H	Data on Right Port Written Into Memory
X	X	X	H	L	L	H	H	Data in Memory Output on Right Port

## NOTES:

- $A_{0L} - A_{9L} \neq A_{0R} - A_{9R}$
- $\overline{INT}$  Flags DON'T CARE  
H = HIGH, L = LOW, X = DON'T CARE

TABLE II — INTERRUPT FLAG

LEFT PORT					RIGHT PORT					FUNCTION
R/W <sub>L</sub>	$\overline{CE}_L$	$\overline{OE}_L$	A <sub>0L</sub> -A <sub>9L</sub>	$\overline{INT}_L$	R/W <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	A <sub>0R</sub> -A <sub>9R</sub>	$\overline{INT}_R$	
L	L	X	3FF	X	X	X	X	X	L	Set Right $\overline{INT}_R$ Flag
X	X	X	X	X	H	L	L	3FF	H	Reset Right $\overline{INT}_R$ Flag
X	X	X	X	L	L	L	X	3FE	X	Set Left $\overline{INT}_L$ Flag
H	L	L	3FE	H	X	X	X	X	X	Reset Left $\overline{INT}_L$ Flag

## NOTE:

H = HIGH, L = LOW, X = DON'T CARE

TABLE III —  $\overline{CE}$  ARBITRATION WITH ADDRESS MATCH BEFORE  $\overline{CE}$ 

LEFT PORT				RIGHT PORT				FLAGS <sup>(1)</sup>		FUNCTION
R/W <sub>L</sub>	$\overline{CE}_L$	$\overline{OE}_L$	A <sub>0L</sub> -A <sub>9L</sub>	R/W <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	A <sub>0R</sub> -A <sub>9R</sub>	BUS <sub>L</sub>	BUS <sub>R</sub>	
X	LBR	X	MATCH	X	L	X	MATCH	H	L	Left Operation Permitted Right Operation Not Permitted
X	L	X	MATCH	X	LBL	X	MATCH	L	H	Left Operation Not Permitted Right Operation Permitted
X	LST	X	MATCH	X	LST	X	MATCH	H	L	Arbitration Resolved

## NOTE:

- $\overline{INT}$  Flags DON'T CARE.  
X = DON'T CARE, L = LOW, H = HIGH, LST = Low Same Time, LBR = Low Before Right, LBL = Low Before Left.

TABLE IV — ADDRESS ARBITRATION WITH  $\overline{CE}$  LOW BEFORE ADDRESS MATCH

LEFT PORT				RIGHT PORT				FLAGS <sup>(1)</sup>		FUNCTION
R/W <sub>L</sub>	$\overline{CE}_L$	$\overline{OE}_L$	A <sub>0L</sub> -A <sub>9L</sub>	R/W <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	A <sub>0R</sub> -A <sub>9R</sub>	BUS <sub>L</sub>	BUS <sub>R</sub>	
X	L	X	VBR	X	L	X	VALID	H	L	Left Operation Permitted Right Operation Not Permitted
X	L	X	VALID	X	L	X	VBL	L	H	Left Operation Not Permitted Right Operation Permitted
X	L	X	VST	X	L	X	VST	H	L	Arbitration Resolved

## NOTE:

- $\overline{INT}$  Flags DON'T CARE.  
X = DON'T CARE, L = LOW, H = HIGH, LST = Low Same Time, LBR = Low Before Right, LBL = Low Before Left.

CAPACITANCE  $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ 

SYMBOL	TEST	CONDITIONS	TYP.	UNIT
C <sub>OUT</sub>	Output Capacitance	V <sub>IN</sub> = 0V	10	pF
C <sub>IN</sub>	Input Capacitance	V <sub>OUT</sub> = 0V	10	pF

## NOTE:

This parameter is sampled and not 100% tested.



Integrated Device Technology, Inc.

# CMOS DUAL PORT RAM 16K (2K x 8 BIT)

PRELIMINARY  
IDT7132S  
IDT7132L

## FEATURES:

- High-speed access
  - Military and Industrial: 100/120ns (max.)
  - Commercial: 90/100ns (max.)
- Low-power operations
  - IDT7132S
    - Active: 325mW (typ.)
    - Standby: 5mW (typ.)
  - IDT7132L
    - Active: 325mW (typ.)
    - Standby: 1mW (typ.)
- CEMOS™ II process virtually eliminates alpha particle induced soft-errors
- On-chip port arbitration logic
- BUSY flags
- Fully asynchronous operation from either port
- Battery backup operation — 2V data retention
- Single 5V ± 10% power supply
- TTL compatibility
- Fully static operation
- Three state output
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:


The IDT7132 is a CMOS 2Kx8 high-speed Dual Port Static RAM. It is fabricated using IDT's high-performance CEMOS II technology.

The IDT7132 provides two ports with separate controls, address and I/O that permit independent access for reads or writes to any location in memory. The IDT7132 has an automatic power-down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high).

Access times as fast as 90ns are available with typical operating power of only 325mW. The low power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 200 $\mu$ W off a 2V battery.

The IDT7132 is packaged in either a 48-pin DIP or a 48-pin leadless chip carrier. Military parts are 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



### NOTE:

1. Open drain output: pull-up resistor required.

SRD7132-001

## PIN NAMES

LEFT PORT	RIGHT PORT	NAMES
$\overline{CE}_L$	$\overline{CE}_R$	CHIP ENABLE
$R/\overline{W}_L$	$R/\overline{W}_R$	READ/ WRITE ENABLE
$\overline{OE}_L$	$\overline{OE}_R$	OUTPUT ENABLE
$\overline{BUSY}_L$	$\overline{BUSY}_R$	BUSY FLAG
$A_{0L}-A_{10L}$	$A_{0R}-A_{10R}$	ADDRESS
$I/O_{0L}-I/O_{7L}$	$I/O_{0R}-I/O_{7R}$	DATA INPUT/ OUTPUT
$V_{CC}$		POWER
GND		GROUND

SRD7132-002

CEMOS is a trademark of Integrated Device Technology, Inc.


## MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.




STATIC RAM

PIN CONFIGURATIONS



SRD7132-003

DIP TOP VIEW



SRD7132-004

LCC TOP VIEW

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

SYMBOL	RATING	VALUE	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
MILITARY	-55°C to +125°C	0V	5.0V ± 10%
INDUSTRIAL	-40°C to +85°C	0V	5.0V ± 10%
COMMERCIAL	0°C to +70°C	0V	5.0V ± 10%

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7132S			IDT7132L			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.		
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V to V <sub>CC</sub>	—	—	10	—	—	5	μA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ , V <sub>OUT</sub> = 0V to V <sub>CC</sub>	—	—	10	—	—	5	μA	
V <sub>IH</sub>	Input High Voltage		2.2	—	6.0	2.2	—	6.0	V	
V <sub>IL</sub>	Input Low Voltage		-1.0 <sup>(2)</sup>	—	0.8	-1.0 <sup>(2)</sup>	—	0.8	V	
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ , Outputs Open	COM'L.	—	65	170	—	65	120	mA
			IND.	—	65	180	—	65	140	
			MIL.	—	65	185	—	65	150	
I <sub>SB1</sub>	Standby Current (Both Ports Standby)	$\overline{CE}_L$ and $\overline{CE}_R \geq V_{IH}$	COM'L.	—	25	50	—	25	30	mA
			IND.	—	25	60	—	25	40	
			MIL.	—	25	65	—	25	45	
I <sub>SB2</sub>	Standby Current (One Port Standby)	$\overline{CE}_L$ or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open	COM'L.	—	40	110	—	40	75	mA
			IND.	—	40	120	—	40	90	
			MIL.	—	40	125	—	40	100	
I <sub>SB3</sub>	Full Standby Current (Both Ports Full Standby)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	COM'L.	—	1	15	—	0.2	4	mA
			IND.	—	1	25	—	0.2	8	
			MIL.	—	1	30	—	0.2	10	
I <sub>SB4</sub>	Full Standby Current (One Port Full Standby)	One Port $\overline{CE}_L$ or $\overline{CE}_R \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V Active Port Outputs Open	COM'L.	—	40	90	—	35	65	mA
			IND.	—	40	100	—	35	75	
			MIL.	—	40	110	—	35	80	
V <sub>OL</sub>	Output Low Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	I <sub>OL</sub> = 3.5mA	—	—	0.4	—	—	0.4	V	
		I <sub>OL</sub> = 8mA	—	—	0.5	—	—	0.5	V	
V <sub>OL</sub>	Open Drain Output Low Voltage (BUSY)	I <sub>OL</sub> = 16mA	—	—	0.5	—	—	0.5	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA	2.4	—	—	2.4	—	—	V	

### NOTES:

1. V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C.

2. V<sub>IL</sub> min. = -3.5V for pulse width less than 30ns.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

SYMBOL	PARAMETER	IDT7132S90 <sup>(2)</sup> IDT7132L90		IDT7132S100 IDT7132L100		IDT7132S120 <sup>(3)</sup> IDT7132L120		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	90	—	100	—	120	—	ns
t <sub>AA</sub>	Address Access Time	—	90	—	100	—	120	ns
t <sub>ACE</sub>	Chip Enable Access Time	—	90	—	100	—	120	ns
t <sub>AOE</sub>	Output Enable Access Time	—	40	—	40	—	60	ns
t <sub>OH</sub>	Output Hold From Address Change	10	—	10	—	10	—	ns
t <sub>LZ</sub>	Output Low Z Time <sup>(1,4)</sup>	5	—	5	—	5	—	ns
t <sub>HZ</sub>	Output High Z Time <sup>(1,4)</sup>	—	40	—	40	—	40	ns
t <sub>PU</sub>	Chip Enable to Power Up Time <sup>(4)</sup>	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Disable to Power Down Time <sup>(4)</sup>	—	50	—	50	—	50	ns
<b>WRITE CYCLE</b>								
t <sub>WC</sub>	Write Cycle Time	90	—	100	—	120	—	ns
t <sub>EW</sub>	Chip Enable to End of Write	85	—	90	—	100	—	ns
t <sub>AW</sub>	Address Valid to End of Write	85	—	90	—	100	—	ns
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	60	—	60	—	70	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	ns
t <sub>DW</sub>	Data Valid to End of Write	40	—	40	—	40	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	ns
t <sub>HZ</sub>	Output High Z Time <sup>(1,4)</sup>	—	40	—	40	—	40	ns
t <sub>WZ</sub>	Write Enabled to Output in High Z <sup>(1,4)</sup>	0	40	0	40	0	50	ns
t <sub>OW</sub>	Output Active From End of Write <sup>(1,4)</sup>	0	—	0	—	0	—	ns

**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Cont'd)**

SYMBOL	PARAMETER	IDT7130S90 <sup>(2)</sup> IDT7130L90		IDT7130S100 IDT7130L100		IDT7130S120 <sup>(3)</sup> IDT7130L120		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>BUSY TIMING</b>								
t <sub>RC</sub>	Read Cycle Time	90	—	100	—	120	—	ns
t <sub>WC</sub>	Write Cycle Time	90	—	100	—	120	—	ns
t <sub>BAA</sub>	BUSY Access Time to Address	—	45	—	50	—	60	ns
t <sub>BDA</sub>	BUSY Disable Time to Address	—	45	—	50	—	60	ns
t <sub>BAC</sub>	BUSY Access Time to Chip Enable	—	45	—	50	—	60	ns
t <sub>BDC</sub>	BUSY Disable Time to Chip Enable	—	45	—	50	—	60	ns
t <sub>APS</sub>	Arbitration Priority Set Up Time	5	—	5	—	5	—	ns

**NOTES:**

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 &3).
2. IDT7132S90 and IDT7132L90 available over T<sub>A</sub> = 0°C to +70°C only.
3. IDT7132S120 and IDT7132L120 available over T<sub>A</sub>, -40°C to +85°C and -55°C to +125°C only.
4. This parameter guaranteed but not tested.


**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)**

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7132L			UNIT	
			MIN.	TYP. <sup>(1)</sup>	MAX.		
V <sub>DR</sub>	V <sub>CC</sub> for Retention Data	V <sub>CC</sub> = 2.0V, $\overline{CE} \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current		COM'L	—	100	1500	μA
			IND	—	100	3000	μA
			MIL	—	100	4000	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0	—	—	ns	
t <sub>R</sub>	Operation Recovery Time	t <sub>RC</sub> <sup>(2)</sup>	—	—	ns		

**NOTES:**


1. V<sub>CC</sub> = 2V, T<sub>A</sub> = +25°C.
2. t<sub>RC</sub> = Read Cycle Time.

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



SRD7132-016


**TIMING WAVEFORM OF READ CYCLE NO. 1 EITHER SIDE(1,2,6)**



SRD7132-008


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 1  $\overline{CE}$  ARBITRATION**

**$\overline{CE}_L$  VALID FIRST:**



SRD7132-012


**$\overline{CE}_R$  VALID FIRST:**



SRD7132-013


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 2 ADDRESS VALID ARBITRATION<sup>(5)</sup>**

**LEFT ADDRESS VALID FIRST**



SRD7132-014

**RIGHT ADDRESS VALID FIRST**




SRD7132-015


**NOTES:**

1.  $R/\overline{W}$  is high for Read Cycles.
2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.
4. If  $\overline{CE}$  goes high simultaneously with  $R/\overline{W}$  high, the outputs remain in the high impedance state.
5.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ .
6.  $\overline{OE} = V_{IL}$ .
7.  $R/\overline{W} = V_{IH}$  during address transition.


**TIMING WAVEFORM OF READ CYCLE NO. 2 EITHER SIDE(1,3)**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 EITHER SIDE(4,7)**



**TIMING WAVEFORM OF WRITE CYCLE NO. 1 EITHER SIDE(4,7)**



**FUNCTIONAL DESCRIPTION:**

The IDT7132 provides two ports with separate controls, address and I/O that permit independent access for reads or writes to any location in memory. The IDT7132 has an automatic power-down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The  $\overline{BUSY}$  flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's  $\overline{BUSY}$  flag.  $\overline{BUSY}$  is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has  $\overline{BUSY}$  set LOW. The delayed port will have access when  $\overline{BUSY}$  goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}_L$  and  $\overline{CE}_R$  for access (refer to Table II,  $\overline{CE}$  Arbitration); or (2) if the  $\overline{CE}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III, Address Arbitration). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation.

**ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:**

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active  $\overline{BUSY}$  flag will be set for the delayed port.

**TRUTH TABLES**

**TABLE I — NON-CONTENTION READ/WRITE CONTROL**

LEFT PORT INPUTS <sup>(1)</sup>			RIGHT PORT INPUTS <sup>(1)</sup>			FLAGS		FUNCTION
R/W <sub>L</sub>	$\overline{CE}_L$	$\overline{OE}_L$	R/W <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	$\overline{BUSY}_L$	$\overline{BUSY}_R$	
X	H	X	X	X	X	H	H	Left Port in Power Down Mode
X	X	X	X	H	X	H	H	Right Port in Power Down Mode
L	L	X	X	X	X	H	H	Data on Left Port Written Into Memory
H	L	L	X	X	X	H	H	Data in Memory Output on Left Port
X	X	X	L	L	X	H	H	Data on Right Port Written Into Memory
X	X	X	H	L	L	H	H	Data in Memory Output on Right Port

**NOTE:**

1. A<sub>0L</sub>-A<sub>10L</sub> ≠ A<sub>0R</sub>-A<sub>10R</sub>  
 H = HIGH, L = LOW, X = DON'T CARE

**TABLE II —  $\overline{CE}$  ARBITRATION WITH ADDRESS MATCH BEFORE  $\overline{CE}$**

LEFT PORT			RIGHT PORT				FLAGS		FUNCTION	
R/W <sub>L</sub>	$\overline{CE}_L$	$\overline{OE}_L$	A <sub>0L</sub> -A <sub>10L</sub>	R/W <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	A <sub>0R</sub> -A <sub>10R</sub>	$\overline{BUSY}_L$		$\overline{BUSY}_R$
X	LBR	X	MATCH	X	L	X	MATCH	H	L	Left Operation Permitted Right Operation Not Permitted
X	L	X	MATCH	X	LBL	X	MATCH	L	H	Left Operation Not Permitted Right Operation Permitted
X	LST	X	MATCH	X	LST	X	MATCH	H	L	Arbitration Resolved

**NOTE:**

X = DON'T CARE, L = LOW, H = HIGH, LST = Low Same Time, LBR = Low Before Right, LBL = Low Before Left

**TABLE III — ADDRESS ARBITRATION WITH  $\overline{CE}$  LOW BEFORE ADDRESS MATCH**


LEFT PORT			RIGHT PORT				FLAGS		FUNCTION	
R/W <sub>L</sub>	$\overline{CE}_L$	$\overline{OE}_L$	A <sub>0L</sub> -A <sub>10L</sub>	R/W <sub>R</sub>	$\overline{CE}_R$	$\overline{OE}_R$	A <sub>0R</sub> -A <sub>10R</sub>	$\overline{BUSY}_L$		$\overline{BUSY}_R$
X	L	X	VBR	X	L	X	VALID	H	L	Left Operation Permitted Right Operation Not Permitted
X	L	X	VALID	X	L	X	VBL	L	H	Left Operation Not Permitted Right Operation Permitted
X	L	X	VST	X	L	X	VST	H	L	Arbitration Resolved

**NOTE:**


X = DON'T CARE, L = LOW, H = HIGH, VST = Valid Same Time, VBR = Valid Before Right, VBL = Valid Before Left

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3




**Figure 1.**  
Output Load



**Figure 2.**  
Output Load  
(for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{wZ}$ , and  $t_{OW}$ )

\*Including scope and jig.



**Figure 3.**  
BUSY Output Load

**CAPACITANCE**  $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$

SYMBOL	TEST	CONDITIONS	TYP.	UNIT
$C_{OUT}$	Output Capacitance	$V_{IN} = 0V$	10	pF
$C_{IN}$	Input Capacitance	$V_{OUT} = 0V$	10	pF

**NOTE:**  
This parameter is sampled and not 100% tested.






---

# HIGH-SPEED CMOS DIGITAL SIGNAL PROCESSING PRODUCTS


<b>CONTENTS</b>	<b>PAGE</b>
Digital Signal Processing Family Tree .....	2-2
IDT7216/7217 16x16 Parallel Multiplier .....	2-3
IDT7212/7213 12x12 Parallel Multiplier .....	2-12
IDT7210/7243 16x16 Parallel Multiplier-Accumulator .....	2-21
IDT7209 12x12 Parallel Multiplier-Accumulator .....	2-27
IDT7201/7202 (512x9 & 1024x9) Parallel In-Out FIFO .....	2-33



Integrated  
Device  
Technology, Inc.

# LEADING THE CMOS FUTURE

## DIGITAL SIGNAL PROCESSING DIVISION PRODUCT CROSS-REFERENCE GUIDE



EQUIVALENTS:  
TRW MPY016H/K  
AMD AM29516/AM29517  
WEITEK WTL1016/1016A  
ANALOG DEVICES ADSP1016

EQUIVALENTS:  
TRW TDC 1010  
TRW TDC 1043  
WEITEK 1010/1010A  
ANALOG DEVICES ADSP1010

\*IN PRODUCTION NOW  
Dates represent sample availability.  
CEMOS is a trademark of Integrated Device Technology, Inc.  
Speeds represent worst case, not typical values.



Integrated Device Technology, Inc.

# 16x16 BIT PARALLEL CMOS MULTIPLIER

# IDT7216L IDT7217L

## FEATURES:

- 16x16 parallel multiplier with double precision product
- High-speed 55ns maximum clock to multiply time
- Low power consumption - 200mW typical, less than 1/10th the power of compatible bipolar parts
- Produced with advanced CEMOS™ I high-performance technology
- IDT7216L is pin and functionally compatible with TRW MPY016H/K and AMD AM29516
- IDT7217L requires only single clock with register enables making it pin and functionally compatible with AMD AM29517
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Single 5V power supply
- Input and output directly TTL-compatible
- Three-state output
- Available in DIP, LCC or Flatpack
- Military product available 100% screened to Class B

## DESCRIPTION:

The IDT7216/IDT7217 are high-speed, low-power 16x16 multipliers, ideal for fast, real time digital signal processing

applications. Utilization of a modified Booths algorithm and IDT's high-performance, high-reliability technology, CEMOS I, has achieved speeds comparable to bipolar (55ns max.) at 1/10th the power consumption.

The IDT7216/IDT7217 are ideal for applications requiring high-speed multiplications such as fast Fourier transform analysis, digital filtering, graphic display systems, speech synthesis and recognition, and in any system requirement where multiplication speeds of a mini/micro computer are inadequate.


All input registers, as well as LSP and MSP output registers, use the same positive edge triggered D-type flip-flop. In the IDT7216, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7217 has only a single clock input (CLK) and three register enables. ENX and ENY control the two input registers, while ENP controls the entire product.

The IDT7216/IDT7217 offer additional flexibility with the FA control and MSPSEL functions. The FA control formats the output for 2's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP. The MSPSEL low selects the MSP to be available at the product output port, while a high selects the LSP to be available. Keeping this pin low will ensure compatibility with the TRW MPY016H/K.

The IDT7216/IDT7217 Multipliers are 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to applications demanding the highest level of performance and reliability.


DSP

## FUNCTIONAL BLOCK DIAGRAMS



IDT7216

DSP7216-001



IDT7217


DSP7216-002

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

**PIN CONFIGURATIONS**


**IDT7216 CMOS MULTIPLIER  
64-PIN DIP**



DSP7216-003

TOP VIEW


**IDT7217 CMOS MULTIPLIER  
64-PIN DIP**



DSP7216-004

TOP VIEW


**IDT7216 CMOS MULTIPLIER  
64-LEAD FLATPACK**



TOP VIEW

DSP7216-005


**IDT7217 CMOS MULTIPLIER  
64-LEAD FLATPACK**



TOP VIEW

DSP7216-007


**IDT7216 CMOS MULTIPLIER  
68-PIN LCC**



TOP VIEW

DSP7216-006

**IDT7217 CMOS MULTIPLIER  
68-PIN LCC**



TOP VIEW

DSP7216-008

DSP

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CCM</sub>	Military Supply Voltage	4.5	5.0	5.5	V
V <sub>CCC</sub>	Commercial Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	—	—	V
V <sub>IL</sub>	Input Low Voltage	—	—	0.8	V

**DC ELECTRICAL CHARACTERISTICS** (Commercial: V<sub>CC</sub> = 5V ± 5%, T<sub>A</sub> = 0°C to +70°C; Military: V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C)

SYMBOL	PARAMETER	TEST CONDITIONS	TMC = 55, 65ns COMMERCIAL			TMC = 70, 75ns MILITARY			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0 to V <sub>CC</sub>	—	—	75	—	—	100	μA
I <sub>LO</sub>	Output Leakage Current	High Z, V <sub>CC</sub> = max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	—	—	75	—	—	100	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Output Open	—	40	80	—	40	100	mA
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	—	20	50	—	20	50	mA
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - .2V or ≤ .2V	—	4	20	—	4	25	mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.4mA	2.4	—	—	2.4	—	—	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0mA	—	—	0.5	—	—	0.5	V

SYMBOL	PARAMETER	TEST CONDITIONS	TMC = 75, 90, 140ns COMMERCIAL			TMC = 90, 120, 185ns MILITARY			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0 to V <sub>CC</sub>	—	—	2	—	—	10	μA
I <sub>LO</sub>	Output Leakage Current	High Z, V <sub>CC</sub> = max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	—	—	2	—	—	10	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Output Open	—	30	60	—	30	80	mA
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	—	10	30	—	10	30	mA
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - .2V or ≤ .2V	—	0.1	1.0	—	0.1	2.0	mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.4mA	2.4	—	—	2.4	—	—	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0mA	—	—	0.5	—	—	0.5	V

**NOTES:**

- 1. V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C.
- 2. I<sub>CC</sub> is measured at clock cycle = 10MHz and V<sub>IN</sub> = TTL voltages.

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	12	pF

**NOTE:**

This parameter is sampled and not 100% tested.

**AC TEST CONDITONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. AC Output Test Load




Figure 2. Output Three State Delay Load (V<sub>x</sub> = 0V or 2.6V)

**AC ELECTRICAL CHARACTERISTICS COMMERCIAL** ( $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )


SYMBOL	PARAMETER	IDT7216L-55	IDT7216L-65	IDT7216L-75	IDT7216L-90	IDT7216L-140	UNIT	TEST LOAD FIG.
		MIN. MAX.	MIN. MAX.	MIN. MAX.	MIN. MAX.	MIN. MAX.		
t <sub>MUC</sub>	Unlocked Multiply Time	— 75	— 85	— 110	— 125	— 180	ns	1
t <sub>MC</sub>	Clocked Multiply Time	— 55	— 65	— 75	— 90	— 140	ns	1
t <sub>S</sub>	X, Y, RND Setup Time	20 —	20 —	25 —	25 —	25 —	ns	1
t <sub>H</sub>	X, Y, RND Hold Time	3 —	3 —	2 —	0 —	0 —	ns	1
t <sub>PWH</sub>	Clock Pulse Width High	15 —	15 —	20 —	20 —	25 —	ns	1
t <sub>PWL</sub>	Clock Pulse Width Low	20 —	20 —	20 —	20 —	25 —	ns	1
t <sub>PDSEL</sub>	MSPSEL to Product Out	— 30	— 30	— 35	— 35	— 40	ns	1
t <sub>PDP</sub>	Output Clock to P	— 30	— 30	— 35	— 35	— 40	ns	1
t <sub>PDY</sub>	Output Clock to Y	— 30	— 30	— 35	— 35	— 40	ns	1
t <sub>ENA</sub>	3 State Enable Time <sup>(2)</sup>	— 30	— 35	— 35	— 35	— 40	ns	2
t <sub>DIS</sub>	3 State Disable Time <sup>(2)</sup>	— 20	— 20	— 30	— 30	— 40	ns	2
t <sub>S</sub>	Clock Enable Setup Time (IDT7217 only)	10 —	10 —	25 —	25 —	25 —	ns	1
t <sub>H</sub>	Clock Enable Hold Time (IDT7217 only)	3 —	3 —	3 —	3 —	3 —	ns	1
t <sub>HCL</sub>	Clock Low Hold Time CLKXY Relative to CLKML <sup>(1)</sup> (IDT7216 only)	0 —	0 —	0 —	0 —	0 —	ns	1

**AC ELECTRICAL CHARACTERISTICS MILITARY** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	IDT7216L-70	IDT7216L-75	IDT7216L-90	IDT7216L-120	IDT7216L-185	UNIT	TEST LOAD FIG.
		MIN. MAX.	MIN. MAX.	MIN. MAX.	MIN. MAX.	MIN. MAX.		
t <sub>MUC</sub>	Unlocked Multiply Time	— 85	— 95	— 130	— 160	— 230	ns	1
t <sub>MC</sub>	Clocked Multiply Time	— 70	— 75	— 90	— 120	— 185	ns	1
t <sub>S</sub>	X, Y, RND Setup Time	25 —	25 —	30 —	30 —	30 —	ns	1
t <sub>H</sub>	X, Y, RND Hold Time	3 —	3 —	2 —	0 —	0 —	ns	1
t <sub>PWH</sub>	Clock Pulse Width High	15 —	15 —	30 —	30 —	30 —	ns	1
t <sub>PWL</sub>	Clock Pulse Width Low	15 —	15 —	30 —	30 —	30 —	ns	1
t <sub>PDSEL</sub>	MSPSEL to Product Out	— 35	— 35	— 40	— 40	— 45	ns	1
t <sub>PDP</sub>	Output Clock to P	— 35	— 35	— 40	— 40	— 45	ns	1
t <sub>PDY</sub>	Output Clock to Y	— 35	— 35	— 40	— 40	— 45	ns	1
t <sub>ENA</sub>	3 State Enable Time <sup>(2)</sup>	— 35	— 40	— 40	— 40	— 45	ns	2
t <sub>DIS</sub>	3 State Disable Time <sup>(2)</sup>	— 22	— 22	— 40	— 40	— 45	ns	2
t <sub>S</sub>	Clock Enable Setup Time (IDT7217 only)	15 —	15 —	30 —	30 —	30 —	ns	1
t <sub>H</sub>	Clock Enable Hold Time (IDT7217 only)	3 —	3 —	3 —	3 —	3 —	ns	1
t <sub>HCL</sub>	Clock Low Hold Time CLKXY Relative to CLKML <sup>(1)</sup> (IDT7216 only)	0 —	0 —	0 —	0 —		ns	1

**NOTES:**


1. To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
2. Transition is measured  $\pm 500mV$  from steady state voltage with loading specified in Fig. 2.



**NOTE:**  
Diagram shown for HIGH data only. Output transition may be opposite sense.

DSP7216-011


**Figure 3. Set-Up And Hold Time**



DSP7216-012


**Figure 4. Three-State Control Timing Diagram**

DSP



DSP7216-013

Figure 5. IDT7216 Timing Diagram



DSP7216-014

Figure 6. IDT7217 Timing Diagram






Figure 7. Simplified Timing Diagram - Typical Application

DSP7216-015

**SIGNAL DESCRIPTIONS:****INPUTS:****X<sub>IN</sub> (X<sub>15</sub> through X<sub>0</sub>)**

Sixteen Multiplicand Data Inputs

**Y<sub>IN</sub> (Y<sub>15</sub> through Y<sub>0</sub>)**

Sixteen Multiplier Data Inputs

**INPUT CLOCKS (IDT7216 ONLY):****CLKX**

The rising edge of this clock loads the X<sub>15</sub> - X<sub>0</sub> data input register along with the two's complement and round registers.

**CLKY**

The rising edge of this clock loads the Y<sub>15</sub> - Y<sub>0</sub> data input register along with the two's complement and round registers.

**CLKM**

The rising edge of this clock loads the Most Significant Product (MSP) register.

**CLKL**

The rising edge of this clock loads the Least Significant Product (LSP) register.

**INPUT CLOCKS (IDT7217 ONLY):****CLK**

The rising edge of this clock loads all registers.

**ENX**

Register enable for the X<sub>15</sub> - X<sub>0</sub> data input register along with the two's complement and round registers.

**ENY**

Register enable for the Y<sub>15</sub> - Y<sub>0</sub> data input register along with the two's complement and round registers.

**ENP**

Register enable for the Most Significant Product (MSP) and Least Significant Product (LSP).

**CONTROLS:****X<sub>m</sub>, Y<sub>m</sub> (TCX, TCY)<sup>(1)</sup>**

Mode control inputs for each data word. A low input in designates unsigned data input with a high input used for two's complement.

**FA (RS)<sup>(1)</sup>**

When the format adjust control is HIGH, a full 32-bit product is selected. When this control is LOW, a left-shifted 31-bit product is selected with the sign bit replicated in the Least Significant Product (LSP). This control is normally HIGH except for certain fractional two's complement applications. (See Multiplier Input/Output Formats.)

**FT**

When this control is HIGH, both the Most Significant Product (MSP) and Least Significant Product (LSP) registers are transparent.

**OEL**

Three-state enable for routing LSP through Y<sub>IN</sub>/LSP<sub>OUT</sub> port.

**OEP**

Three-state enable for the product output port.

**RND**

Round control for the rounding of the Most Significant Product (MSP). When this control is HIGH, a one is added to the Most Significant Bit (MSB) of the Least Significant Product (LSP). Note that this bit depends on the state of the format adjust (FA) control. If FA is LOW when RND is HIGH, a one will be added to the 2<sup>-16</sup>-bit (P<sub>14</sub>). If FA is HIGH when RND is HIGH, a one will be added to the 2<sup>-15</sup>-bit (P<sub>15</sub>). In either case, the LSP output will reflect this addition when RND is HIGH. Note also that rounding always occurs in the positive direction which may introduce a systematic bias. The RND input is registered and clocked in at the rising edge of the logical OR of both CLKX and CLKY.

**MSPSEL**

When the  $\overline{\text{MSPSEL}}$  is LOW, the Most Significant Product (MSP) is selected. When HIGH, the Least Significant Product (LSP) is available at the product output port.

**OUTPUTS:****MSP (P<sub>31</sub> through P<sub>16</sub>)**

Most Significant Product Output

**LSP (P<sub>15</sub> through P<sub>0</sub>)**


Least Significant Product Output

**Y<sub>IN</sub>/LSP<sub>OUT</sub> (Y<sub>15</sub> through Y<sub>0</sub> or P<sub>15</sub> through P<sub>0</sub>)**

Least Significant Product (LSP) Output available when OEL is LOW.


**NOTE:**

1. TRW MPY016H/K pin designation.




DSP7216-016

Figure 8. Fractional Two's Complement Notation



DSP7216-017

Figure 9. Fractional Unsigned Magnitude Notation



DSP7216-018

Figure 10. Fractional Mixed Mode Notation




Figure 11. Integer Two's Complement Notation




Figure 12. Integer Unsigned Magnitude Notation




Figure 13. Integer Mixed Mode Notation

DSP



Integrated Device Technology Inc

# 12 x 12 BIT PARALLEL CMOS MULTIPLIER

## PRELIMINARY IDT7212 IDT7213

### FEATURES:

- 12x12 parallel multiplier with double precision product
- High-speed - 45ns maximum clock to multiply time
- Low power consumption - 250mW typical, less than 1/10th the power of compatible bipolar parts
- Produced with advanced sub-2 micron CEMOS™ II dual-layer metal high-performance technology
- IDT7212L is pin and functionally compatible with TRW MPY012H
- IDT7213L requires only a single clock with register enables
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Single 5V power supply
- Input and output directly TTL-compatible
- Three-state output
- Available in DIP, LCC or Flatpack
- Military product available 100% screened to MIL-STD-883, Class B

### DESCRIPTION:

The IDT7212/IDT7213 are high-speed, low power 12x12 multipliers ideal for fast, real-time digital signal processing applications. Utilization of a modified Booths algorithm and IDT's high-performance, high-reliability technology, CEMOS II, has achieved speeds exceeding bipolar (45ns max.) at 1/10th the power consumption.


The IDT7212/IDT7213 are ideal for applications requiring high-speed multiplications such as fast Fourier transform analysis, digital filtering, graphic display systems, speech synthesis and recognition, and in any system requirement where multiplication speeds of a mini/micro computer are inadequate.

All input registers, as well as LSP and MSP output registers, use the same positive edge triggered D-type flip-flop. With the IDT7212, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7213 has only a single clock input (CLK) and three register enables.  $\overline{ENX}$  and  $\overline{ENY}$  control the two input registers, while  $\overline{ENP}$  controls the entire product.


The IDT7212/IDT7213 offer additional flexibility with the FA control. The FA control formats the output for 2's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP.

The IDT7212/IDT7213 Multipliers are 100% processed in compliance to the test methods of MIL-STD-883, Method 5004, making them ideally suited to applications demanding the highest level of performance and reliability.

### FUNCTIONAL BLOCK DIAGRAMS



IDT7212




IDT7213

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES


PIN CONFIGURATIONS

IDT7212 MULTIPLIER  
64-PIN DIP



TOP VIEW DSP7212-003


IDT7213 MULTIPLIER  
64-PIN DIP



TOP VIEW DSP7212-004

DSP


**IDT7212 MULTIPLIER  
64-LEAD FLATPACK**



TOP VIEW

DSP7212-005


**IDT7213 MULTIPLIER  
64-LEAD FLATPACK**



TOP VIEW

DSP7212-007


**IDT7212 MULTIPLIER  
68-PIN LCC**



TOP VIEW

DSP7212-006

**IDT7213 MULTIPLIER  
68-PIN LCC**



TOP VIEW

DSP7212-008

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>CCM</sub>	Military Supply Voltage	4.5	5.0	5.5	V
V <sub>CCC</sub>	Commercial Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	—	—	V
V <sub>IL</sub>	Input Low Voltage	—	—	0.8	V

**DC ELECTRICAL CHARACTERISTICS** (Commercial: V<sub>CC</sub> = 5V ± 5%, T<sub>A</sub> = 0°C to +70°C; Military: V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C)

SYMBOL	PARAMETER	TEST CONDITIONS	TMC = 45, 70ns			TMC = 55, 90ns			UNIT
			MIN	COMMERCIAL TYP <sup>(1)</sup>	MAX	MIN	MILITARY TYP <sup>(1)</sup>	MAX	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0 to V <sub>CC</sub>	—	—	75	—	—	100	μA
I <sub>LO</sub>	Output Leakage Current	High Z. V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	—	—	75	—	—	100	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Output Open	—	40	80	—	40	100	mA
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	—	20	50	—	20	50	mA
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - .2V or ≤ .2V	—	4	20	—	4	25	mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.4mA	2.4	—	—	2.4	—	—	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0mA	—	—	0.5	—	—	0.5	V

SYMBOL	PARAMETER	TEST CONDITIONS	TMC = 115ns			TMC = 140ns			UNIT
			MIN	COMMERCIAL TYP <sup>(1)</sup>	MAX	MIN	MILITARY TYP <sup>(1)</sup>	MAX	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0 to V <sub>CC</sub>	—	—	2	—	—	10	μA
I <sub>LO</sub>	Output Leakage Current	High Z. V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	—	—	2	—	—	10	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Output Open	—	30	60	—	30	80	mA
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	—	10	30	—	10	30	mA
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - .2V or ≤ .2V	—	0.1	1.0	—	0.1	2.0	mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.4mA	2.4	—	—	2.4	—	—	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0mA	—	—	0.5	—	—	0.5	V

**NOTES:**

- V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C.
- I<sub>CC</sub> is measured at clock cycle = 10MHz and V<sub>IN</sub> = TTL voltages.

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	12	pF

**NOTE:**

This parameter is sampled and not 100% tested.

**AC TEST CONDITONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. AC Output Test Load




Figure 2. Output Three State Delay Load (V<sub>x</sub> = 0V or 2.6V)

DSP

**AC ELECTRICAL CHARACTERISTICS COMMERCIAL** ( $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )


SYMBOL	PARAMETER	IDT7212L45 IDT7213L45		IDT7212L70 IDT7213L70		IDT7212L115 IDT7213L115		UNIT	TEST LOAD FIG.
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{MUC}$	Unlocked Multiply Time	—	75	—	105	—	155	ns	1
$t_{MC}$	Clocked Multiply Time	—	45	—	70	—	115	ns	1
$t_S$	X, Y, RND Set-Up Time	20	—	25	—	25	—	ns	1
$t_H$	X, Y, RND Hold Time	3	—	2	—	0	—	ns	1
$t_{PWH}$	Clock Pulse Width High	20	—	20	—	25	—	ns	1
$t_{PWL}$	Clock Pulse Width Low	20	—	20	—	25	—	ns	1
$t_{PDP}$	Output Clock to P	—	35	—	35	—	40	ns	1
$t_{ENA}$	3 State Enable Time <sup>(2)</sup>	—	35	—	35	—	40	ns	2
$t_{DIS}$	3 State Disable Time <sup>(2)</sup>	—	35	—	35	—	40	ns	2
$t_S$	Clock Enable Setput Time (IDT7213 only)	25	—	25	—	25	—	ns	1
$t_H$	Clock Enable Hold Time (IDT7213 only)	3	—	3	—	0	—	ns	1
$t_{HCL}$	Clock Low Hold Time CLKXY Relative to CLKML <sup>(1)</sup> (IDT7212 only)	0	—	0	—	0	—	ns	1

**AC ELECTRICAL CHARACTERISTICS MILITARY** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	IDT7212L55 IDT7213L55		IDT7212L90 IDT7213L90		IDT7212L140 IDT7213L140		UNIT	TEST LOAD FIG.
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{MUC}$	Unlocked Multiply Time	—	90	—	130	—	185	ns	1
$t_{MC}$	Clocked Multiply Time	—	55	—	90	—	140	ns	1
$t_S$	X, Y, RND Set-Up Time	25	—	30	—	30	—	ns	1
$t_H$	X, Y, RND Hold Time	3	—	3	—	3	—	ns	1
$t_{PWH}$	Clock Pulse Width High	25	—	30	—	30	—	ns	1
$t_{PWL}$	Clock Pulse Width Low	25	—	30	—	30	—	ns	1
$t_{PDP}$	Output Clock to P	—	35	—	40	—	45	ns	1
$t_{ENA}$	3 State Enable Time <sup>(2)</sup>	—	35	—	40	—	45	ns	2
$t_{DIS}$	3 State Disable Time <sup>(2)</sup>	—	35	—	40	—	45	ns	2
$t_S$	Clock Enable Setput Time (IDT7213 only)	30	—	30	—	30	—	ns	1
$t_H$	Clock Enable Hold Time (IDT7213 only)	3	—	3	—	3	—	ns	1
$t_{HCL}$	Clock Low Hold Time CLKXY Relative to CLKML <sup>(1)</sup> (IDT7212 only)	0	—	0	—	0	—	ns	1

**NOTES:**


1. To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
2. Transition is measured -500mV from steady state voltage with loading specified in Fig. 2



**NOTE:**  
Diagram shown for HIGH data only. Output transition may be opposite sense.

DSP7212-011

**Figure 3. Set-Up And Hold Time**



DSP7212-012

**Figure 4. Three-State Control Timing Diagram**






Figure 5. IDT7212 Timing Diagram

DSP7212-013




Figure 6. IDT7213 Timing Diagram

DSP7212-014




Figure 7. Simplified Timing Diagram-Typical Application

DSP7212-015

DSP

**SIGNAL DESCRIPTIONS:****INPUTS:****X<sub>IN</sub> (X<sub>11</sub> through X<sub>0</sub>)**

Twelve Multiplicand Data Inputs

**Y<sub>IN</sub> (Y<sub>11</sub> through Y<sub>0</sub>)**

Twelve Multiplier Data Inputs

**INPUT CLOCKS (IDT7212 ONLY):****CLKX**

The rising edge of this clock loads the X<sub>11</sub> - X<sub>0</sub> data input register along with the two's complement and round registers.

**CLKY**

The rising edge of this clock loads the Y<sub>11</sub> - Y<sub>0</sub> data input register along with the two's complement and round registers.

**CLKM**

The rising edge of this clock loads the Most Significant Product (MSP) register.

**CLKL**

The rising edge of this clock loads the Least Significant Product (LSP) register.

**INPUT CLOCKS (IDT7213 ONLY):****CLK**

The rising edge of this clock loads all registers.

**ENX**

Register enable for the X<sub>11</sub> - X<sub>0</sub> data input register along with the two's complement and round registers.

**ENY**

Register enable for the Y<sub>11</sub> - Y<sub>0</sub> data input register along with the two's complement and round registers.

**ENP**

Register enable for the Most Significant Product (MSP) and Least Significant Product (LSP).

**CONTROLS:****X<sub>M</sub>, Y<sub>M</sub> (TCX, TCY)<sup>(1)</sup>**

Mode control inputs for each data word. A low input designates unsigned data input with a high input used for two's complement.

**FA (PS)<sup>(1)</sup>**

When the format adjust control is HIGH, a full 24-bit product is selected. When this control is LOW, a left-shifted 23-bit product is selected with the sign bit replicated in the Least Significant Product (LSP). This control is normally HIGH except for certain fractional two's complement applications. (See Multiplier Input/Output Formats.)

**FT**

When this control is HIGH, both the Most Significant Product (MSP) and Least Significant Product (LSP) registers are transparent.

**OEL**

Three-state enable for LSP output.

**OEP**

Three-state enable for MSP output.

**RND**

Round control for the rounding of the Most Significant Product (MSP). When this control is HIGH, a one is added to the Most Significant Bit (MSB) of the Least Significant Product (LSP). Note that this bit depends on the state of the Format Adjust (FA) control. If FA is LOW when RND is HIGH, a one will be added to the 2<sup>-12</sup>-bit (P<sub>10</sub>). If FA is HIGH when RND is HIGH, a one will be added to the 2<sup>-11</sup>-bit (P<sub>11</sub>.) In either case, the LSP output will reflect this addition when RND is HIGH. Note also that rounding always occurs in the positive direction which may introduce a systematic bias. The RND input is registered and clocked in at the rising edge of the logical OR of both CLKX and CLKY.

**OUTPUTS:****MSP (P<sub>23</sub> through P<sub>12</sub>)**

Most Significant Product Output

**LSP (P<sub>11</sub> through P<sub>0</sub>)**

Least Significant Product Output

**NOTE:**

1. TRW MPY012H/K pin designation.




Figure 8. Fractional Two's Complement Notation

DSP7212-016




Figure 9. Fractional Unsigned Magnitude Notation

DSP7212-017




Figure 10. Fractional Mixed Mode Notation

DSP7212-018

DSP




Figure 11. Integer Two's Complement Notation

DSP7212-019




Figure 12. Integer Unsigned Magnitude Notation

DSP7212-020




Figure 13. Integer Mixed Mode Notation

DSP7212-021



Integrated Device Technology, Inc.

# 16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

PRELIMINARY  
IDT7210  
IDT7243

## FEATURES:

- 16 x 16 parallel multiplier/accumulator with selectable accumulation and subtraction
- High-speed - 65ns multiply/accumulate time
- IDT7210 features selectable accumulation, subtraction, rounding and preloading with 35-bit result
- IDT7243 features selectable accumulation, subtraction and rounding with 19-bit result
- IDT7210 is pin and functionally compatible with the TRW TDC1010J
- IDT7243 is pin and functionally compatible with the TRW TDC1043
- Both devices perform subtraction and double precision addition and multiplication
- Produced using advanced sub-2 micron CEMOS™II high-performance technology
- Low power consumption (less than 250mW typical) - less than 1/15 the power of compatible bipolar and 1/7 the power of NMOS designs
- Inputs and outputs directly TTL-compatible
- Single 5V supply
- Available in DIP or LCC
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:

The IDT7210/7243 are high-speed, low-power 16 x 16 bit parallel multiplier/accumulators that are ideally suited for real-time digital signal processing applications. Fabricated using sub-2 micron CEMOS II silicon gate technology, these devices offer a very low power alternative to existing bipolar and NMOS counterparts with only 1/7 to 1/15 the power dissipation and exceptional speed (65ns maximum) performance.


Pin and functional replacements for TRW's TDC1010J/TDC-1043, the IDT7210/7243 operate from a single 5 volt supply and are compatible with standard TTL logic levels. The architecture of the IDT7210/7243 is fairly straightforward, featuring individual input and output registers with clocked D-type flip-flops, a preload capability (IDT7210 only) which enables input data to be preloaded into the output registers, individual three-state output ports for the extended product (XTP) and most significant product (MSP), and a least significant product output (LSP) which is multiplexed with the Y input. Unlike the IDT7210 the IDT7243 does not have either a preload capability or a Least Significant Product (LSP) Output.

The  $X_{IN}$  and  $Y_{IN}$  data input registers may be specified through the use of the two's complement input (TC) as either two's complement or an unsigned magnitude, yielding a full-precision 32-bit result that may be accumulated to a full 35-bit result. The

Continued on Page 2


DSP

## FUNCTIONAL BLOCK DIAGRAMS



IDT7210

DSP7210-001



IDT7243

DSP7210-002

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

**DESCRIPTION (Con't.)**


three output registers—extended product (XTP), most significant product (MSP) and least significant product (LSP)—are controlled by the respective TSX, TSM and TSL input lines. The LSP output can be routed through  $Y_{IN}$  ports.

The accumulate input (ACC) enables the device to perform either a multiply or a multiply-accumulate function. In the multiply-accumulate mode, output data can be added to or subtracted from subsequent results. When the subtraction (SUB) input is active simultaneously with an active ACC, a subtraction can be performed. The double precision accumulated result is

rounded down to either a single precision or single precision plus 3-bit extended result. In the multiply mode, the extended product output (XTP) is sign extended in the two's complement mode, or set to zero in the unsigned mode. The ROUND (RND) control rounds up the most significant product (MSP) and the 3-bit extended product (XTP) outputs. When pre-load input (PREL) is active, all the output buffers are forced into a high-impedance state (see PRELOAD truth table) and external data can be loaded into the output register by using the TSX, TSL and TSM signals as input controls.


**PIN CONFIGURATIONS**

**IDT7210 MULTIPLIER-ACCUMULATOR  
64-PIN DIP**




TOP VIEW DSP7210-003

**IDT7243 MULTIPLIER-ACCUMULATOR  
64-PIN DIP**



TOP VIEW DSP7210-004


**IDT7210 MULTIPLIER-ACCUMULATOR  
68-PIN LCC**



TOP VIEW

DSP7210-005

**IDT7243 MULTIPLIER-ACCUMULATOR  
68-PIN LCC**



TOP VIEW

DSP7210-006

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CCM</sub>	Military Supply Voltage	4.5	5.0	5.5	V
V <sub>CC</sub>	Commercial Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	—	—	V
V <sub>IL</sub>	Input Low Voltage	—	—	0.8	V

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**  
 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**

(Commercial: V<sub>CC</sub> = 5V ± 5%, T<sub>A</sub> = 0°C to +70°C; Military: V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C)

SYMBOL	PARAMETER	TEST CONDITIONS	t <sub>MA</sub> = 65, 75ns COMMERCIAL			t <sub>MA</sub> = 75, 85ns MILITARY			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0 to V <sub>CC</sub>	—	—	75	—	—	100	μA
I <sub>LO</sub>	Output Leakage Current	High Z, V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	—	—	75	—	—	100	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Output Open	—	50	120	—	50	140	mA
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	—	20	50	—	20	50	mA
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - .2V or ≤ .2V	—	4	20	—	4	25	mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.4mA	2.4	—	—	2.4	—	—	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0mA	—	—	0.5	—	—	0.5	V

SYMBOL	PARAMETER	TEST CONDITIONS	t <sub>MA</sub> = 100, 165ns COMMERCIAL			t <sub>MA</sub> = 120, 200ns MILITARY			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0 to V <sub>CC</sub>	—	—	2	—	—	10	μA
I <sub>LO</sub>	Output Leakage Current	High Z, V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	—	—	2	—	—	10	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Output Open	—	40	110	—	40	130	mA
I <sub>CCQ1</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	—	10	30	—	10	30	mA
I <sub>CCQ2</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - .2V or ≤ .2V	—	0.1	1.0	—	0.1	2.0	mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.4mA	2.4	—	—	2.4	—	—	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0mA	—	—	0.5	—	—	0.5	V

**NOTES:**  
 1. V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C.  
 2. I<sub>CC</sub> is measured at maximum clock cycle and V<sub>IN</sub> = TTL voltage.

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz)<sup>(1)</sup>

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	12	pF

**NOTE:**  
 1. This parameter is sampled and not 100% tested.




Figure 1. AC Output Test Load




Figure 2. Output Three State Delay Load

DSP

**AC ELECTRICAL CHARACTERISTICS COMMERCIAL** ( $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7210-65 IDT7243-65		IDT7210-75 IDT7243-75		IDT7210-100 IDT7243-100		IDT7210-165 IDT7243-165		UNIT	TEST LOAD FIGURE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{MA}$	Multiply - Accumulate Time	—	65	—	75	—	100	—	165	ns	1
$t_D$	Output Delay	—	35	—	35	—	40	—	40	ns	1
$t_{ENA}$	Three-State Output Enable Delay <sup>(1)</sup>	—	35	—	35	—	40	—	40	ns	2
$t_{DIS}$	Three-Stage Output Disable Delay <sup>(1)</sup>	—	30	—	30	—	35	—	35	ns	2
$t_S$	Input Register Setup Time	25	—	25	—	25	—	25	—	ns	—
$t_H$	Input Register Hold Time	3	—	3	—	0	—	0	—	ns	—
$t_{PW}$	Clock Pulse Width	25	—	25	—	25	—	25	—	ns	—

**AC ELECTRICAL CHARACTERISTICS MILITARY** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	IDT7210-75 IDT7243-75		IDT7210-85 IDT7243-85		IDT7210-120 IDT7243-120		IDT7210-200 IDT7243-200		UNIT	TEST LOAD FIGURE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{MA}$	Multiply - Accumulate Time	—	75	—	85	—	120	—	200	ns	1
$t_D$	Output Delay	—	40	—	40	—	45	—	45	ns	1
$t_{ENA}$	Three-State Output Enable Delay <sup>(1)</sup>	—	40	—	40	—	45	—	45	ns	2
$t_{DIS}$	Three-Stage Output Disable Delay <sup>(1)</sup>	—	40	—	40	—	45	—	45	ns	2
$t_S$	Input Register Setup Time	30	—	30	—	30	—	30	—	ns	—
$t_H$	Input Register Hold Time	3	—	3	—	0	—	0	—	ns	—
$t_{PW}$	Clock Pulse Width	30	—	30	—	30	—	30	—	ns	—

**NOTE:**

1. Transition is measured  $\pm 500mV$  from steady state voltage with loading specified in Fig. 2.




Figure 3. Set Up and Hold Time




Figure 4. Three State Control Timing Diagram




Figure 5. Timing Diagram

**SIGNAL DESCRIPTIONS:**

**INPUTS:**

- $X_{IN}$  ( $X_{15}-X_0$ )  
Multiplicand Data Inputs
- $Y_{IN}$  ( $Y_{15}-Y_0$ )  
Multiplier Data Inputs

**INPUT CLOCKS:**

**CLKX, CLKY**

Input data is loaded on the rising edge of these clocks.

**CONTROLS:**

**ACC (Accumulate)**

When ACC is high, the contents of the XTP, MSP and LSP registers are added to or subtracted from the multiplier output. When ACC is low, the device acts as a simple multiplier with no accumulation being performed and the next product generated will be stored directly into the output registers. The ACC signal is loaded on the rising edge of the CLKX or CLKY and must be valid for the duration of the data input.



**SUB (Subtract)**

When the ACC and SUB signals are both high, the contents of the output register are subtracted from the next product generated and the difference is stored back into the output registers at the rising edge of the next CLKP. When ACC is high and SUB is low, an addition instead of a subtraction is performed. Like the ACC signal, the SUB signal is loaded into the SUB register at the rising edge of either CLKX or CLKY and must be valid over the same period as the input data is valid. When the ACC is low, SUB acts as a "don't care" input.

**RND (Round)**

A high level at this input adds a "1" to the most significant bit of the LSP to round up the XTP and MSP data. RND, like ACC and SUB, is loaded on the rising edge of either CLKX or CLKY and must be valid for the duration of the input data.

**PREL (Preload)**

When the PREL input is high, the output is driven to a high impedance state. When the TSX, TSL and TSM inputs are also high, the contents of the output register can be preset to the preload data applied to the output pins at the rising of CLKP. The PREL, TSM, TSL and TSX inputs must all be valid over the same period that the preload input is valid.

**Y<sub>IN</sub>/LSP Output - (IDT7210 only)**

Shares functions between 16-bit data input (Y<sub>IN</sub>) and the least significant product output (LSP).

**TSX, TSL, TSM (Three State Output Controls)**

The XTP, MSP and LSP registers are controlled by direct non-registered control signals. These output drivers are at high impedance (disabled) when control signals TSX, TSM and TSL are high and are enabled when TSX, TSM and TSL are low.

**OUTPUT CLOCK:**

**CLKP**

Output data is loaded into the output register on the rising edge of this clock.

**OUTPUTS:**

**XTP (P<sub>34</sub>-P<sub>32</sub>)**

Extended Product Output (3-bits)

**MSP (P<sub>31</sub>-P<sub>16</sub>)**

Most Significant Product


**LSP (P<sub>15</sub>-P<sub>0</sub>)**

Least Significant Product (IDT7210 only)

**NOTES ON TWO'S COMPLEMENT FORMATS:**

1. In two's complement notation, the location of the binary point that signifies the separation of the fractional and integer fields is

Figure 6. Fractional Two's Complement Notation



just after the sign, between the sign bit (-2<sup>0</sup>) and the next significant bit for the multiplier inputs. This same format is carried over to the output format, except that the extended significance of the integer field is provided to extend the utility of the accumulator. In the case of the output notation, the output binary point is located between the 2<sup>0</sup> and 2<sup>-1</sup> bit positions. The location of the binary point is arbitrary, as long as there is consistency with both the input and output formats. The number field can be considered entirely integer with the binary point just to the right of the least significant bit for the input, product and the accumulated sum.

2. When in the non-accumulating mode, the first four bits (P<sub>34</sub> to P<sub>31</sub>) will all indicate the sign of the product. Additionally, the P<sub>30</sub> term will also indicate the sign except for one exceptional case when multiplying -1 x -1. With the additional bits that are available in this multiplier, the -1 x -1 is a valid operation that yields a +1 product.

3. In operations that require the accumulation of single products or sum of products, there is no change in format. To allow for a valid summation beyond that available for a single multiplication product, three additional significant bits (guard bits) are provided. This is the same as if the product was accumulated off-chip in a separate 35-bit wide adder. Taking the sign at the most significant bit position will guarantee that the largest number field will be used. When the accumulated sum only occupies the right hand portion of the accumulator, the sign will be extended into the lesser significant bit positions.

**PRELOAD TRUTH TABLE**

PREL	TSX	TSM	TSL	XTP	MSP	LSP
0	0	0	0	Q	Q	Q
0	0	0	1	Q	Q	Hi Z
0	0	1	0	Q	Hi Z	Q
0	0	1	1	Q	Hi Z	Hi Z
0	1	0	0	Hi Z	Q	Q
0	1	0	1	Hi Z	Q	Hi Z
0	1	1	0	Hi Z	Hi Z	Q
0	1	1	1	Hi Z	Hi Z	Hi Z
1	0	0	0	Hi Z	Hi Z	Hi Z
1	0	0	1	Hi Z	Hi Z	PL
1	0	1	0	Hi Z	PL	Hi Z
1	0	1	1	Hi Z	PL	PL
1	1	0	0	PL	Hi Z	Hi Z
1	1	0	1	PL	Hi Z	PL
1	1	1	0	PL	PL	Hi Z
1	1	1	1	PL	PL	PL

DSP

Figure 7. Fractional Unsigned Magnitude Notation




Figure 8. Integer Two's Complement Notation





Figure 9. Integer Unsigned Magnitude Notation





Integrated Device Technology Inc.

# 12 x 12 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

PRELIMINARY  
IDT7209

## FEATURES:

- 12x12 parallel multiplier/accumulator with selectable accumulation and subtraction
- High-speed - 55ns maximum multiply/accumulate time
- Selectable accumulation, subtraction, rounding and preloading with 27-bit result
- Pin and functionally compatible with the TRW TDC1009J
- Performs subtraction and double precision addition and multiplication
- Produced using advanced sub-2 micron CEMOS™ II high-performance technology
- Low power consumption (less than 250mW typical) - less than 1/15 the power of compatible bipolar and 1/7 the power of NMOS designs
- Inputs and outputs directly TTL-compatible
- Single 5V supply
- Available in DIP or LCC
- Military product 100% screened to MIL-STD-883, Class B

## DESCRIPTION:


The IDT7209 is a high-speed, low-power 12x12 bit parallel multiplier/accumulator that is ideally suited for real-time digital signal processing applications. Fabricated using sub-2 micron CEMOS II silicon gate technology, this device offers a very low power alternative to existing bipolar and NMOS counterparts with only 1/7 to 1/15 the power dissipation and exceptional speed (55ns maximum) performance.

A pin and functional replacement for TRW's TDC1009J, the IDT7209 operates from a single 5 volt supply and is compatible with standard TTL logic levels. The architecture of the IDT7209 is fairly straightforward, featuring individual input and output registers with clocked D-type flip-flops, a preload capability which enables input data to be preloaded into the output registers, individual three-state output ports for the extended product (XTP) and most significant product (MSP), and a least significant product (LSP) output.

The  $X_{IN}$  and  $Y_{IN}$  data input registers may be specified through the use of the two's complement input (TC) as either two's complement or an unsigned magnitude, yielding a full-precision 24-bit result that may be accumulated to a full 27-bit result. The three output registers—extended product (XTP), most significant product (MSP) and least significant product (LSP)—are controlled by the respective TSX, TSM and TSL input lines.

The accumulate input (ACC) enables the device to perform either a multiply or a multiply-accumulate function. In the multiply-accumulate mode, output data can be added to or subtracted from subsequent results. When the subtraction (SUB) input is active simultaneously with an active ACC, a subtraction can be performed. The double precision accumulated result is rounded down to either a single precision or single precision plus 3-bit extended result. In the multiply mode, the extended product output (XTP) is sign extended in the two's complement mode or set to zero in the unsigned mode. The ROUND (RND) control rounds up the most significant product (MSP) and the 3-bit extended product (XTP) outputs. When preload input (PREL) is active, all the output buffers are forced into a high-impedance state (see PRELOAD truth table) and external data can be loaded into the output register by using the TSX, TSM and TSL signals as input controls.

## FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES


© 1985 Integrated Device Technology, Inc.

DSP

**PIN CONFIGURATIONS**



DSP7209-002



DSP7209-003

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CCM</sub>	Military Supply Voltage	4.5	5.0	5.5	V
V <sub>CCC</sub>	Commercial Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	—	—	V
V <sub>IL</sub>	Input Low Voltage	—	—	0.8	V

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS** (Commercial:  $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ ;  
Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	TEST CONDITIONS	$t_{MA} = 55, 65ns$ COMMERCIAL			$t_{MA} = 65, 75ns$ MILITARY			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
$I_{LI}$	Input Leakage Current	$V_{CC} = \text{Max}, V_{IN} = 0 \text{ to } V_{CC}$	—	—	75	—	—	100	$\mu A$
$I_{LO}$	Output Leakage Current	High Z, $V_{CC} = \text{max.}, V_{OUT} = 0 \text{ to } V_{CC}$	—	—	75	—	—	100	$\mu A$
$I_{CC}^{(2)}$	Operating Power Supply Current	Output Open	—	50	120	—	50	140	mA
$I_{CCQ1}$	Quiescent Power Supply Current	$V_{IN} \geq V_{IH}, V_{IN} \leq V_{IL}$	—	20	50	—	20	50	mA
$I_{CCQ2}$	Quiescent Power Supply Current	$V_{IN} \geq V_{CC} - .2V \text{ or } \leq .2V$	—	4	20	—	4	25	mA
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = -0.4mA$	2.4	—	—	2.4	—	—	V
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 4.0mA$	—	—	0.5	—	—	0.5	V

SYMBOL	PARAMETER	TEST CONDITIONS	$t_{MA} = 100, 135ns$ COMMERCIAL			$t_{MA} = 120, 170ns$ MILITARY			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	MIN.	TYP. <sup>(1)</sup>	MAX.	
$I_{LI}$	Input Leakage Current	$V_{CC} = \text{Max}, V_{IN} = 0 \text{ to } V_{CC}$	—	—	2	—	—	10	$\mu A$
$I_{LO}$	Output Leakage Current	High Z, $V_{CC} = \text{max.}, V_{OUT} = 0 \text{ to } V_{CC}$	—	—	2	—	—	10	$\mu A$
$I_{CC}^{(2)}$	Operating Power Supply Current	Output Open	—	40	110	—	40	130	mA
$I_{CCQ1}$	Quiescent Power Supply Current	$V_{IN} \geq V_{IH}, V_{IN} \leq V_{IL}$	—	10	30	—	10	30	mA
$I_{CCQ2}$	Quiescent Power Supply Current	$V_{IN} \geq V_{CC} - .2V \text{ or } \leq .2V$	—	0.1	1.0	—	0.1	2.0	mA
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = -0.4mA$	2.4	—	—	2.4	—	—	V
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 4.0mA$	—	—	0.5	—	—	0.5	V

**NOTES:**

- $V_{CC} = 5V, T_A = +25^\circ C$ .
- $I_{CC}$  is measured at maximum clock cycle and  $V_{IN} = \text{TTL voltage}$

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

**CAPACITANCE** ( $T_A = +25^\circ C, f = 1.0MHz$ )<sup>(1)</sup>

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	12	pF

**NOTE:**

- This parameter is sampled and not 100% tested.




Figure 1. AC Output Test Load




Figure 2. Output Three State Delay Load ( $V_x = 0V \text{ or } 2.6V$ )

**AC ELECTRICAL CHARACTERISTICS COMMERCIAL** ( $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7209-55		IDT7209-65		IDT7209-100		IDT7209-135		UNIT	TEST LOAD FIG.
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{MA}$	Multiply - Accumulate Time	—	55	—	65	—	100	—	135	ns	1
$t_D$	Output Delay	—	35	—	35	—	40	—	40	ns	1
$t_{ENA}$	3-State Output Enable Delay <sup>(1)</sup>	—	35	—	35	—	40	—	40	ns	2
$t_{DIS}$	3-State Output Disable Delay <sup>(1)</sup>	—	35	—	35	—	40	—	40	ns	2
$t_S$	Input Register Setup Time	25	—	25	—	25	—	25	—	ns	—
$t_H$	Input Register Hold Time	3	—	3	—	0	—	0	—	ns	—
$t_{PW}$	Clock Pulse Width	25	—	25	—	25	—	25	—	ns	—

**AC ELECTRICAL CHARACTERISTICS MILITARY** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	IDT7209-65		IDT7209-75		IDT7209-120		IDT7209-170		UNIT	TEST LOAD FIG.
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{MA}$	Multiply - Accumulate Time	—	65	—	75	—	120	—	170	ns	1
$t_D$	Output Delay	—	40	—	40	—	45	—	45	ns	1
$t_{ENA}$	3-State Output Enable Delay <sup>(1)</sup>	—	40	—	40	—	45	—	45	ns	1
$t_{DIS}$	3-State Output Disable Delay <sup>(1)</sup>	—	40	—	40	—	45	—	45	ns	2
$t_S$	Input Register Setup Time	30	—	30	—	30	—	30	—	ns	—
$t_H$	Input Register Hold Time	3	—	3	—	0	—	0	—	ns	—
$t_{PW}$	Clock Pulse Width	30	—	30	—	30	—	30	—	ns	—

**NOTE:**

1. Transition is measured  $\pm 500mV$  from steady state voltage with loading specified in Fig. 2.




Figure 3. Set Up and Hold Time




Figure 4. Three State Control Timing Diagram




Figure 5. Timing Diagram

**SIGNAL DESCRIPTIONS:**

**INPUTS:**

- $X_{IN}$  ( $X_{11}-X_0$ )  
Multiplicand Data Inputs
- $Y_{IN}$  ( $Y_{11}-Y_0$ )  
Multiplier Data Inputs

**INPUT CLOCKS:**

- CLKX, CLKY**  
Input data is loaded on the rising edge of these clocks.

**CONTROLS:**

**ACC (Accumulate)**

When ACC is high, the contents of the XTP, MSP and LSP registers are added to or subtracted from the multiplier output. When ACC is low, the device acts as a simple multiplier with no accumulation being performed and the next product generated will be stored directly into the output registers. The ACC signal is loaded on the rising edge of the CLKX or CLKY and must be valid for the duration of the data input.

**SUB (Subtract)**

When the ACC and SUB signals are both high, the contents of the output register are subtracted from the next product generated and the difference is stored back into the output registers at the rising edge of the next CLKP. When ACC is high and SUB is low, an addition instead of a subtraction is performed. Like the ACC signal, the SUB signal is loaded into the SUB register at the rising edge of either CLKX or CLKY and must be valid over the same period as the input data is valid. When the ACC is low, SUB acts as a "don't care" input.

**RND (Round)**

A high level at this input adds a "1" to the most significant bit of the LSP to round up the XTP and MSP data. RND, like ACC and SUB, is loaded on the rising edge of either CLKX or CLKY and must be valid for the duration of the input data.

**PREL (Preload)**

When the PREL input is high, the output is driven to a high impedance state. When the TSX, TSL and TSM inputs are also high, the contents of the output register can be preset to the preload data applied to the output pins at the rising of CLKP. The PREL, TSM TSL and TSX inputs must all be valid over the same period that the preload input is valid.

**TSX, TSL, TSM (Three State Output Controls)**

The XTP, MSP and LSP registers are controlled by direct non-registered control signals. These output drivers are at high impedance (disabled) when control signals TSX, TSM and TSL are high and are enabled when TSX, TSM and TSL are low.

**OUTPUT CLOCK: CLKP**

Output data is loaded into the output register on the rising edge of this clock

**OUTPUTS:**

**XTP (P<sub>26</sub>-P<sub>24</sub>)**

Extended Product Output (3-bits)

**MSP (P<sub>23</sub>-P<sub>12</sub>)**

Most Significant Product

**LSP (P<sub>11</sub>-P<sub>0</sub>)**

Least Significant Product

**NOTES ON TWO'S COMPLEMENT FORMATS:**

1. In two's complement notation, the location of the binary point that signifies the separation of the fractional and integer fields is just after the sign, between the sign bit (-2<sup>0</sup>) and the next significant bit for the multiplier inputs. This same format is carried over to the output format, except that the extended significance

of the integer field is provided to extend the utility of the accumulator. In the case of the output notation, the output binary point is located between the 2<sup>0</sup> and 2<sup>-1</sup> bit positions. The location of the binary point is arbitrary, as long as there is consistency with both the input and output formats. The number field can be considered entirely integer with the binary point just to the right of the least significant bit for the input, product and the accumulated sum.

2. When in the non-accumulating mode, the first four bits (P<sub>26</sub> through P<sub>23</sub>) will all indicate the sign of the product. Additionally, the P<sub>22</sub> term will also indicate the sign except for one exceptional case when multiplying -1 x -1. With the additional bits that are available in this multiplier, the -1 x -1 is valid operation that yields a +1 product.

3. In operations that require the accumulation of single products or sum of products, there is no change in format. To allow for a valid summation beyond that available for a single multiplication product, three additional significant bits (guard bits) are provided. This is the same as if the product was accumulated off-chip in a separate 27-bit wide adder. Taking the sign at the most significant bit position will guarantee that the largest number field will be used. When the accumulated sum only occupies the right hand portion of the accumulator, the sign will be extended into the lesser significant bit positions.

DSP

**PRELOAD TRUTH TABLE**

PREL	TSX	TSM	TSL	XTP	MSP	LSP
0	0	0	0	Q	Q	Q
0	0	0	1	Q	Q	Hi Z
0	0	1	0	Q	Hi Z	Q
0	0	1	1	Q	Hi Z	Hi Z
0	1	0	0	Hi Z	Q	Q
0	1	0	1	Hi Z	Q	Hi Z
0	1	1	0	Hi Z	Hi Z	Q
0	1	1	1	Hi Z	Hi Z	Hi Z
1	0	0	0	Hi Z	Hi Z	Hi Z
1	0	0	1	Hi Z	Hi Z	PL
1	0	1	0	Hi Z	PL	Hi Z
1	0	1	1	Hi Z	PL	PL
1	1	0	0	PL	Hi Z	Hi Z
1	1	0	1	PL	Hi Z	PL
1	1	1	0	PL	PL	Hi Z
1	1	1	1	PL	PL	PL

**NOTES:**

- Hi Z = Output buffers at high impedance (output disabled).
- Q = Output buffers at low impedance. Contents of output register will be transferred to output pins.
- PL = Output buffers at high impedance, or output disabled. Preload data supplied externally at output pins will be loaded into the output register at the rising edge of CLKP.




Figure 6. Fractional Two's Complement Notation

DSP7209-009




Figure 7. Fractional Unsigned Magnitude Notation

DSP7209-010




Figure 8. Integer Two's Complement Notation

DSP7209-011




Figure 9. Integer Unsigned Magnitude Notation

DSP7209-012





Integrated Device Technology, Inc.

# CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 512 x 9 BIT & 1024 x 9 BIT

IDT7201S/L  
IDT7202S/L

## FEATURES:

- First-In, First-Out dual port memory
- 512x9 organization (IDT7201)
- 1024x9 organization (IDT7202)
- Low power consumption
  - IDT7201/7202S Commercial:
    - Active: 440mW
    - Power Down: 16.5mW (Max.)
  - IDT7201/7202S Military:
    - Active: 550mW
    - Power Down: 27.5mW (Max.)
  - IDT7201/7202L Commercial:
    - Active: 440mW (Max.)
    - Power Down: 2.7mW (Max.)
  - IDT7201/7202L Military:
    - Active: 550mW (Max.)
    - Power Down: 5mW (Max.)
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- IDT7201 pin and functionally compatible with Mostek MK4501
- IDT7202 allows for deep word structure (1024) without expansion
- Half full flag capability in single device mode
- Master/slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and full warning flags
- Auto retransmit capability
- High-performance CEMOS™ II technology
- Available in DIP and LCC
- Military product available 100% screened to MIL-STD-883, Class B

## DESCRIPTION:

The IDT7201/7202 is a dual port memory that utilizes a special First-In, First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE ( $\bar{W}$ ) and READ ( $\bar{R}$ ) pins. The device has a read/write cycle time of 65ns (15MHz).

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a RETRANSMIT ( $\bar{RT}$ ) capability that allows for reset of the read pointer to its initial position when  $\bar{RT}$  is pulsed low to allow for retransmission from the beginning of data. A half full flag is available in the single device mode and width expansion modes.



The IDT7201/7202 is fabricated using the high speed CEMOS™ II, 2 micron technology and is available in DIP and LCC screened to MIL-STD-883, Method 5004. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. The 1024x9 organization of the IDT7202 allows a 1024 deep word structure without the need for expansion.

DSP

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.

DSP7201-003

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$P_T$	Power Dissipation	1.0	1.0	W
$I_{OUT}$	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
$V_{CCM}$	Military Supply Voltage	4.5	5.0	5.5	V	—
$V_{CCC}$	Commercial Supply Voltage	4.5	5.0	5.5	V	—
GND	Supply Voltage	0	0	0	V	—
$V_{IH}$	Input High Voltage Commercial	2.0	—	—	V	—
$V_{IH}$	Input High Voltage Military	2.2	—	—	V	—
$V_{IL}$	Input Low Voltage Commercial & Military	—	—	0.8	V	1

**NOTE:**

1. 1.5V undershoots are allowed for 10ns once per cycle.

**DC ELECTRICAL CHARACTERISTICS** (Commercial:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  
 Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ )

SYMBOL	PARAMETER	IDT7201S/L IDT7202S/L COMMERCIAL			IDT7201S/L IDT7202S/L MILITARY			UNIT	NOTES
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
$I_{IL}$	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	$\mu\text{A}$	1
$I_{OL}$	Output Leakage Current	-10	—	10	-10	—	10	$\mu\text{A}$	2
$V_{OH}$	Output Logic "1" Voltage $I_{OUT} = -1\text{mA}$	2.4	—	—	2.4	—	—	V	—
$V_{OL}$	Output Logic "0" Voltage $I_{OUT} = 4\text{mA}$	—	—	0.4	—	—	0.4	V	—
$I_{CC1}$	Average $V_{CC}$ Power Supply Current	—	50	80	—	70	100	mA	3
$I_{CC2}$	Average Standby Current ( $\bar{R} = \bar{W} = RST = FL/RT = V_{IH}$ )	—	5	8	—	8	15	mA	3
$I_{CC3(L)}$	Power Down Current (All Input = $V_{CC} - 0.2V$ )	—	—	500	—	—	900	$\mu\text{A}$	3
$I_{CC3(S)}$	Power Down Current (All Input = $V_{CC} - 0.2V$ )	—	—	5	—	—	9	mA	3

**NOTES:**

- Measurements with  $0.4 \leq V_{IN} \leq V_{OUT}$ .
- $\bar{R} \geq V_{IH}$ ,  $0.4 \leq V_{OUT} < V_{CC}$ .
- $I_{CC}$  measurements are made with outputs open.

**AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>** (Commercial:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ ;  
Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETERS	7201/2-50		7201/2-65		7201/2-80		7201/2-120		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Read Cycle Time	65	—	80	—	100	—	140	—	ns	—
$t_A$	Access Time	—	50	—	65	—	80	—	120	ns	—
$t_{RR}$	Read Recovery Time	15	—	15	—	20	—	20	—	ns	—
$t_{RPW}$	Read Pulse Width	50	—	65	—	80	—	120	—	ns	2
$t_{RLZ}$	Read Pulse Low to Data Bus at Low Z	10	—	10	—	10	—	10	—	ns	3
$t_{WLZ}$	Write Pulse High to Data Bus at Low Z	15	—	15	—	20	—	20	—	ns	3
$t_{DV}$	Data Valid from Read Pulse High	5	—	5	—	5	—	5	—	ns	—
$t_{RHZ}$	Read Pulse High to Data Bus at High Z	—	30	—	30	—	30	—	35	ns	3
$t_{WC}$	Write Cycle Time	65	—	80	—	100	—	140	—	ns	—
$t_{WPW}$	Write Pulse Width	50	—	65	—	80	—	120	—	ns	2
$t_{WR}$	Write Recovery Time	15	—	15	—	20	—	20	—	ns	—
$t_{DS}$	Data Setup Time	30	—	30	—	40	—	40	—	ns	—
$t_{DH}$	Data Hold Time	5	—	10	—	10	—	10	—	ns	—
$t_{RSC}$	Reset Cycle Time	65	—	80	—	100	—	140	—	ns	—
$t_{RS}$	Reset Pulse Width	50	—	65	—	80	—	120	—	ns	2
$t_{RSR}$	Reset Recovery Time	15	—	15	—	20	—	20	—	ns	—
$t_{RTC}$	Retransmit Cycle Time	65	—	80	—	100	—	140	—	ns	—
$t_{RT}$	Retransmit Pulse Width	50	—	65	—	80	—	120	—	ns	2
$t_{RTR}$	Retransmit Recovery Time	15	—	15	—	20	—	20	—	ns	—
$t_{EFL}$	Reset to Empty Flag Low	—	65	—	80	—	100	—	140	ns	—
$t_{REF}$	Read Low to Empty Flag Low	—	45	—	60	—	70	—	110	ns	—
$t_{RFF}$	Read High to Full Flag High	—	45	—	60	—	70	—	110	ns	—
$t_{WEF}$	Write High to Empty Flag High	—	45	—	60	—	70	—	110	ns	—
$t_{WFF}$	Write Low to Full Flag Low	—	45	—	60	—	70	—	110	ns	—
$t_{WHF}$	Write Low to Half Full Flag Low	—	65	—	80	—	100	—	140	ns	—
$t_{RHF}$	Read High to Half Full Flag High	—	65	—	80	—	100	—	140	ns	—

**NOTES:**

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.

**AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

**CAPACITANCE** ( $T_A = +25^\circ C$ ,  $f = 1.0MHz$ )<sup>(1)</sup>

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT	NOTES
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	7	pF	3
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	12	pF	2,3

**NOTES:**

1. This parameter is sampled and not 100% tested.
2. With output deselected.
3. Characterized values, not currently tested.



\*Includes jig and scope capacitances.

Figure 1. Output Load.

DSP

**SIGNAL DESCRIPTIONS:****INPUTS:****DATA IN (D0 - D8)**

Data inputs for 9-bit wide data.

**CONTROLS:****RESET ( $\overline{RS}$ )**

Reset is accomplished whenever the RESET ( $\overline{RS}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE ( $\overline{R}$ ) and WRITE ENABLE ( $\overline{W}$ ) inputs must be in the high state during reset. HALF FULL FLAG ( $\overline{HF}$ ) will be reset to high after master RESET ( $\overline{RS}$ ).

**WRITE ENABLE ( $\overline{W}$ )**

A write cycle is initiated on the falling edge of this input if the FULL FLAG ( $\overline{FF}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the WRITE ENABLE ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the HALF FULL FLAG ( $\overline{HF}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF FULL FLAG ( $\overline{HF}$ ) is then reset by the rising edge of the read operation.

To prevent data overflow, the FULL FLAG ( $\overline{FF}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG ( $\overline{FF}$ ) will go high after  $t_{RFF}$ , allowing a valid write to begin.

**READ ENABLE ( $\overline{R}$ )**

A read cycle is initiated on the falling edge of the READ ENABLE ( $\overline{R}$ ) provided the EMPTY FLAG ( $\overline{EF}$ ) is not set. The data is accessed on a First-In, First-Out basis independent of any ongoing write operations. After READ ENABLE ( $\overline{R}$ ) goes high, the Data Outputs (Q0 through Q8) will return to a high impedance condition until the next READ operation. When all the data has been read from the FIFO, the EMPTY FLAG ( $\overline{EF}$ ) will go low, inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG ( $\overline{EF}$ ) will go high after  $t_{WEF}$ , and a valid READ can then begin.

**FIRST LOAD/RETRANSMIT ( $\overline{FL/RT}$ )**

This is a dual purpose output. In the Multiple Device Mode, this pin is grounded to indicate that it is the first device

loaded. (See Operating Modes.) In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the EXPANSION IN ( $\overline{XI}$ ).

The IDT7201/2 can be made to retransmit data when the RETRANSMIT ENABLE CONTROL ( $\overline{RT}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. READ ENABLE ( $\overline{R}$ ) and WRITE ENABLE ( $\overline{W}$ ) must be in the high state during retransmit. This feature is useful when less than 512/1024 writes are performed between resets. The retransmit feature is not compatible with Depth Expansion Mode and will affect HALF FULL FLAG ( $\overline{HF}$ ) depending on the relative locations of the read and write pointers.

**EXPANSION IN ( $\overline{XI}$ )**

This input is a dual purpose pin. EXPANSION IN ( $\overline{XI}$ ) is grounded to indicate an operation in the single device mode. EXPANSION IN ( $\overline{XI}$ ) is connected to EXPANSION OUT ( $\overline{XO}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

**OUTPUTS:****FULL FLAG ( $\overline{FF}$ )**

The FULL FLAG ( $\overline{FF}$ ) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indicating that the device is full. If the read pointer is not moved after RESET ( $\overline{RS}$ ), the FULL FLAG ( $\overline{FF}$ ) will go low after 512 writes for the IDT7201 and 1024 writes for the IDT7202.

**EXPANSION OUT/HALF FULL FLAG ( $\overline{XO/HF}$ )**


This is a dual purpose output. In the single device mode, when EXPANSION IN ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the HALF FULL FLAG ( $\overline{HF}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The HALF FULL FLAG ( $\overline{HF}$ ) is then reset by the rising edge of the read operation.

In the Multiple Device Mode, EXPANSION IN ( $\overline{XI}$ ) is connected to EXPANSION OUT ( $\overline{XO}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

**DATA OUTPUTS (Q0 - Q8)**

Data outputs for 9-bit wide data. This output is in a high impedance condition whenever READ ( $\overline{R}$ ) is in a high state.

**NOTES:**

- $t_{RSC} = t_{RS} + t_{RSR}$ .
- $\overline{W}$  and  $\overline{R} = V_{IH}$  during RESET.

Figure 2. Reset

DSP7201-005




Figure 3. Asynchronous Write and Read Operation

DSP7201-006

DSP




Figure 4. Full Flag From Last Write to First Read

DSP7201-007





Figure 5. Empty Flag From Last Read to First Write

DSP7201-008




**NOTES:**

1.  $t_{RTC} = t_{RT} + t_{RTR}$ .
2.  $\overline{EF}$ ,  $\overline{HF}$  and  $\overline{FF}$  may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at  $t_{RTC}$ .

DSP7201-009

**Figure 6. Retransmit**

$t_{RPE}$ : EFFECTIVE READ PULSE WIDTH AFTER EMPTY FLAG HIGH




**NOTE:**

1. ( $t_{RPE} = t_{RPW}$ ).

DSP7201-010

**Figure 7. Empty Flag Timing**

$t_{WPF}$ : EFFECTIVE WRITE PULSE WIDTH AFTER FULL FLAG HIGH




**NOTE:**

1. ( $t_{WPF} = t_{WPW}$ ).

DSP7201-011

**Figure 8. Full Flag Timing**




DSP7201-012

**Figure 9. Half-Full Flag Timing**

**OPERATING MODES:  
SINGLE DEVICE MODE**

A single IDT7201/2 may be used when the application require ments are for 512/1024 words or less. The IDT7201/2 is in a Single Device Configuration when the EXPANSION IN ( $\bar{X}I$ ) control input is grounded. (See Figure 10.) In this mode the HALF FULL FLAG ( $\bar{H}F$ ), which is an active low output, is shared with EXPANSION OUT ( $\bar{X}O$ ).




DSP7201-013

Figure 10. Block Diagram of Single 512x9/1024x9 FIFO

**WIDTH EXPANSION MODE**

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\bar{E}F$ ,  $\bar{F}F$  and  $\bar{H}F$ ) can be detected from any one device. Figure 11 demonstrates an 18-bit word width by using two IDT7201/2s. Any word width can be attained by adding additional IDT7201/2s.



DSP7201-014

**NOTES:**  
Flag detection is accomplished by monitoring the  $\bar{F}F$ ,  $\bar{E}F$ , and the  $\bar{H}F$  signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 11. Block Diagram of 512x18/1024x18 FIFO Memory Used in Width Expansion Mode

**DEPTH EXPANSION (DAISY CHAIN) MODE**

The IDT7201/2 can easily be adapted to applications when the requirements are for greater than 512/1024 words. Figure 12 demonstrates Depth Expansion using three IDT7201/2s. Any depth can be attained by adding additional IDT7201/2s. The IDT7201/2 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the FIRST LOAD ( $\bar{F}L$ ) control input.
2. All other device must have  $\bar{F}L$  in the high state.
3. The EXPANSION OUT ( $\bar{X}O$ ) pin of each device must be tied to the EXPANSION IN ( $\bar{X}I$ ) pin of the next device. See Figure 12.
4. External logic is needed to generate a composite FULL FLAG ( $\bar{F}F$ ) and EMPTY FLAG ( $\bar{E}F$ ). This requires the ORing of all  $\bar{F}F$ s and ORing of all  $\bar{E}F$ s. (I.e. all must be set to generate the correct composite  $\bar{F}F$  or  $\bar{E}F$ ). See Figure 12.
5. The RETRANSMIT ( $\bar{R}T$ ) function and HALF FULL FLAG ( $\bar{H}F$ ) are not available in the Depth Expansion Mode.

**COMPOUND EXPANSION MODE**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays. (See Figure 13.)

**BIDIRECTIONAL MODE**

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7201/2s as is shown in Figure 14. Care must be taken to assure that the appropriate flag is monitored by each system. (I.e.  $\bar{F}F$  is monitored on the device where  $\bar{W}$  is used;  $\bar{E}F$  is monitored on the device where  $\bar{R}$  is used.) Both Depth Expansion and Width Expansion may be used in this mode.

**DATA FLOW THRU MODES**

Two types of flow through modes are permitted with the IDT7201/7202: A read flow through and write flow through mode. For the read flow through mode (Figure 15), the FIFO permits a reading of a single word of data immediately after writing one word of data into the completely empty FIFO.

In the write flow through mode (Figure 16), the FIFO permits a writing of a single word of data immediately after reading one word of data from a completely full FIFO.

DSP

**TRUTH TABLES**

**TABLE I — RESET AND RETRANSMIT — SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE**

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	$\overline{RS}$	$\overline{RT}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$	$\overline{HF}$
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	X	X	X

**NOTE:**  
1. Pointer will increment if flag is high.

**TABLE II — RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE**

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	$\overline{RS}$	$\overline{FL}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

**NOTES:**  
1.  $\overline{XI}$  is connected to  $\overline{XO}$  of previous device. See Figure 12.  
 $\overline{RS}$  = Reset Input,  $\overline{FL}/\overline{RT}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half Full Flag Output.





Figure 12. Block Diagram of 1536x9/3072x9 FIFO Memory (Depth Expansion)

DSP7201-015






- NOTES:**
1. For depth expansion block see DEPTH EXPANSION Section and Figure 12.
  2. For Flag detection see WIDTH EXPANSION Section and Figure 11.

DSP7201-016

Figure 13. Compound FIFO Expansion



DSP7201-017

Figure 14. Bidirectional FIFO Mode

DSP




Figure 15. Read Data Flow-Through Mode

DSP7201-018





Figure 16. Write Data Flow-Through Mode

DSP7201-019

# HIGH-SPEED CMOS MEMORY INTERFACE LOGIC PRODUCTS


<b>CONTENTS</b>	<b>PAGE</b>
Memory Interface Logic Family Tree .....	3-2
IDT54/74FCT138 1-of-8 Decoder .....	3-3
IDT54/74FCT139 Dual 1-of-4 Decoder .....	3-6
IDT54/74FCT182 Carry Lookahead Generator .....	3-9
IDT54/74FCT240 Octal Buffer/Line Driver .....	3-12
IDT54/74FCT244 Octal Buffer/Line Driver .....	3-15
IDT54/74FCT245 Non-Inverting Buffer Transceiver .....	3-18
IDT54/74FCT273 Octal D Flip-Flop .....	3-21
IDT54/74FCT299 8-Input Universal Shift Register .....	3-24
IDT54/74FCT373 Octal Transparent Latch .....	3-27
IDT54/74FCT374 Octal D Register (3-State) .....	3-30
IDT54/74FCT377 Octal D Flip-Flop w/Clock Enable .....	3-33
IDT54/74FCT521 8-Bit Identity Comparator .....	3-36
IDT54/74FCT533 Octal Transparent Latch .....	3-39
IDT54/74FCT534 Octal D Flip-Flop (3-State) .....	3-42
IDT54/74FCT640 Octal Inverting Buffer Transceiver .....	3-45
IDT54/74FCT645 Non-Inverting Buffer Transceiver .....	3-48
IDT54/74AHCT138 1-of-8 Decoder .....	3-51
IDT54/74AHCT139 Dual 1-of-4 Decoder .....	3-54
IDT54/74AHCT182 Carry Lookahead Generator .....	3-57
IDT54/74AHCT240 Octal Buffer/Line Driver .....	3-60
IDT54/74AHCT244 Octal Buffer/Line Driver .....	3-63
IDT54/74AHCT245 Non-Inverting Buffer Transceiver .....	3-66
IDT54/74AHCT273 Octal D Flip-Flop .....	3-69
IDT54/74AHCT299 8-Input Universal Shift Register .....	3-72
IDT54/74AHCT373 Octal Transparent Latch .....	3-75
IDT54/74AHCT374 Octal D Register (3-State) .....	3-78
IDT54/74AHCT377 Octal D Flip-Flop w/Clock Enable .....	3-81
IDT54/74AHCT521 8-Bit Identity Comparator .....	3-84
IDT54/74AHCT533 Octal Transparent Latch .....	3-87
IDT54/74AHCT534 Octal D Flip-Flop (3-State) .....	3-90
IDT54/74AHCT640 Octal Inverting Buffer Transceiver .....	3-93
IDT54/74AHCT645 Non-Inverting Buffer Transceiver .....	3-96
IDT54/74FCT and IDT54/74AHCT Family Test Circuits and Waveforms .....	3-99



Integrated  
Device  
Technology, Inc.

# LEADING THE CMOS FUTURE

## CMOS MEMORY INTERFACE LOGIC



FCT product equivalent to FAST™ speed and output drive at CMOS power levels.  
AHCT product equivalent to ALS speed and output drive at CMOS power levels.



Integrated Device Technology Inc

# FAST™ CMOS 1-OF-8 DECODER

## IDT54/74FCT138


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 7ns typical address to output delay
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- 1-of-8 decoder with enables
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT138 are 1-of-8 decoders built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74FCT138 accepts three binary weighted inputs ( $A_0, A_1, A_2$ ) and, when enabled, provides eight mutually exclusive active LOW outputs ( $\bar{O}_0-\bar{O}_7$ ). The IDT54/74FCT138 features three enable inputs, two active LOW ( $\bar{E}_1, \bar{E}_2$ ) and one active HIGH ( $E_3$ ). All outputs will be HIGH unless  $\bar{E}_1$  and  $\bar{E}_2$  are LOW and  $E_3$  is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four IDT54/74FCT138 devices and one inverter.

### PIN CONFIGURATIONS



SSDFCT138-001


DIP  
TOP VIEW



SSDFCT138-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT138-003

MEMORY INTERFACE

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS(1)	MIN.	TYP.(2)	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max.(3)	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
		I <sub>OL</sub> = 48mA COM	—	0.3	0.5		

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/ MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	5.0	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	6.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
A <sub>0</sub> -A <sub>2</sub>	Address Inputs
E <sub>1</sub> , E <sub>2</sub>	Enable Inputs (Active LOW)
E <sub>3</sub>	Enable Input (Active HIGH)
O <sub>0</sub> -O <sub>7</sub>	Outputs (Active LOW)

**TRUTH TABLE**

INPUTS						OUTPUTS							
E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	O <sub>0</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	O <sub>4</sub>	O <sub>5</sub>	O <sub>6</sub>	O <sub>7</sub>
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	L	H	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

MEMORY INTERFACE

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500 Ω	7.0	3.5	9.0	3.5	12.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay E <sub>1</sub> or E <sub>2</sub> to O <sub>N</sub>		6.0	3.0	9.0	3.0	12.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay E <sub>3</sub> to O <sub>N</sub>		6.0	3.5	9.0	3.5	12.5	ns



Integrated Device Technology, Inc.

# FAST™ CMOS DUAL 1-OF-4 DECODER

## IDT54/74FCT139


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 6ns typical address to output delay
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Dual 1-of-4 decoder with enable
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT139 are dual 1-of-4 decoders built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The device has two independent decoders, each of which accepts two binary weighed inputs ( $A_0$ - $A_1$ ) and provides four mutually exclusive active LOW outputs ( $\bar{O}_0$ - $\bar{O}_3$ ). Each decoder has an active LOW enable ( $\bar{E}$ ). When  $\bar{E}$  is HIGH, all outputs are forced HIGH.

### PIN CONFIGURATIONS



SSDFCT139-001


DIP  
TOP VIEW



SSDFCT139-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT139-003

FAST is a trademark of Fairchild Camera and Instrument  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES



**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:T<sub>A</sub> = 0°C to +70°CV<sub>CC</sub> = 5.0V ± 5%

Min. = 4.75V

Max. = 5.25V (Commercial)

V<sub>LC</sub> = 0.2VT<sub>A</sub> = -55°C to +125°CV<sub>CC</sub> = 5.0V ± 10%

Min. = 4.50V

Max. = 5.50V (Military)

V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
			I <sub>OL</sub> = 48mA COM	—	0.3		0.5

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$I_{CCQC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$	—	0.001	2.0	mA	
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.5	mA	
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3	mA/ MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 10 \text{ MHz}$ Outputs Open One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	1.5	5.0	mA
			$V_{IN} = 3.4 \text{ V}^{(4)}$	—	2.0	6.3	

## NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCQC} + (I_{CCQT} \times N_T) + (I_{CCD} \times f \times N) + (I_{CCQT} \times D \times N_D)$   
 $N$  = Total number of inputs toggling.  
 $f$  = Frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ ).  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ ).

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$A_0, A_1$	Address Inputs
$\bar{E}$	Enable Inputs (Active LOW)
$\bar{O}_0 - \bar{O}_3$	Outputs (Active LOW)

## TRUTH TABLE

INPUTS			OUTPUTS			
$\bar{E}$	$A_0$	$A_1$	$\bar{O}_0$	$\bar{O}_1$	$\bar{O}_2$	$\bar{O}_3$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_0$ or $A_1$ to $\bar{O}_n$	$C_L = 50 \text{ pf}$ $R_L = 500\Omega$	6.0	3.0	9.0	2.5	12.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}$ to $\bar{O}_n$			3.0	8.0	2.5	9.0	ns



Integrated Device Technology Inc.

# FAST™ CMOS CARRY LOOKAHEAD GENERATOR

IDT54/74FCT182


## FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 6ns typical propagation delay
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Carry lookahead generator
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

## DESCRIPTION:


The IDT54/74FCT182 are high-speed carry lookahead generators built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74FCT182 are generally used with a 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

## PIN CONFIGURATIONS



SSDFCT182-001


DIP  
TOP VIEW



SSDFCT182-002

LCC  
TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



SSDFCT182-003

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

MEMORY INTERFACE

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C                      V<sub>CC</sub> = 5.0V ± 5%                      Min. = 4.75V                      Max. = 5.25V (Commercial)                      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C                      V<sub>CC</sub> = 5.0V ± 10%                      Min. = 4.50V                      Max. = 5.50V (Military)                      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS(1)	MIN.	TYP.(2)	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max.(3)	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
I <sub>OL</sub>	Output LOW Current	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 48mA COM	—	0.3	0.5	
			I <sub>OL</sub> = 48mA COM	—	0.3	0.5	
I <sub>CCQ</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	
I <sub>CCQ</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V(4)	—	0.5	2.5	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open One Input Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	—	mA/ MHz
I <sub>CC</sub>	Total Power Supply Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open One Input Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	—	mA
			V <sub>IN</sub> = 3.4V(4)	—	2.0	—	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$C_n$	Carry Input
$\overline{G}_0, \overline{G}_2$	Carry Generate Inputs (Active LOW)
$\overline{G}_1$	Carry Generate Input (Active LOW)
$\overline{G}_3$	Carry Generate Input (Active LOW)
$\overline{P}_0, \overline{P}_1$	Carry Propagate Inputs (Active LOW)
$\overline{P}_2$	Carry Propagate Input (Active LOW)
$\overline{P}_3$	Carry Propagate Input (Active LOW)
$C_{n+x} - C_{n+z}$	Carry Outputs
$\overline{G}$	Carry Generate Output (Active LOW)
$\overline{P}$	Carry Propagate Output (Active LOW)

**TRUTH TABLE**

INPUTS									OUTPUTS				
$C_n$	$\overline{G}_0$	$\overline{P}_0$	$\overline{G}_1$	$\overline{P}_1$	$\overline{G}_2$	$\overline{P}_2$	$\overline{G}_3$	$\overline{P}_3$	$C_{n+x}$	$C_{n+y}$	$C_{n+z}$	$\overline{G}$	$\overline{P}$
X	H	H							L				
L	H	X							L				
X	L	X							L				
H	X	L							H				
X	X	X	H	H						L			
X	H	H	H	X						L			
L	H	X	H	X						L			
X	X	X	L	X						L			
X	L	X	X	L						L			
H	X	L	X	L						L			
X	X	X	X	X	H	H					L		
X	X	X	H	H	H	X					L		
X	H	H	H	X	H	X					L		
L	H	X	H	X	H	X					L		
X	X	X	L	X	X	L					L		
X	L	X	X	L	X	L					L		
H	X	L	X	L	X	L					L		
	X		X	X	X	H	H	X				H	
	X		X	H	H	X	H	X				H	
	H		H	X	H	X	H	X				H	
	X		X	X	X	X	L	X				L	
	X		X	X	L	X	X	L				L	
	L		X	L	X	L	X	L				L	
		H		X		X		X					H
		X		H		X		X					H
		X		X		H		X					H
		X		X		X		H					H
		L		L		L		L					L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care

MEMORY INTERFACE

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $C_n$ to $C_{n+x}, C_{n+y}, C_{n+z}$	$C_L = 50$ pf $R_L = 500\Omega$	6.0	3.0	10.0	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{P}_0, \overline{P}_1,$ or $\overline{P}_2$ to $C_{n+x}, C_{n+y}, C_{n+z}$		6.0	2.0	9.0	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{G}_0, \overline{G}_1,$ or $\overline{G}_2$ to $C_{n+x}, C_{n+y}, C_{n+z}$		6.0	2.0	9.5	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{P}_1, \overline{P}_2,$ or $\overline{P}_3$ to $\overline{G}$		7.0	3.0	11.0	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{G}_N$ to $\overline{G}$		7.5	3.0	11.5	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{P}_N$ to $\overline{P}$		6.0	2.5	8.5	—	—	ns



Integrated Device Technology Inc.

# FAST™ CMOS OCTAL BUFFER/LINE DRIVER

## IDT54/74FCT240


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 5ns typical data to output delay
- $I_{OL} = 48\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal buffer/line driver with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT240 are octal buffer/line drivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved board density.

### PIN CONFIGURATIONS



SSDFCT240-001


DIP TOP VIEW



SSDFCT240-002

LCC TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT240-003

FAST is a trademark of Fairchild Camera and Instrument  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATING<sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$I_{OUT}$	DC Output Current	120	120	mA

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified:

 $T_A = 0^\circ\text{C to } +70^\circ\text{C}$  $V_{CC} = 5.0\text{V} \pm 5\%$ 

Min. = 4.75V

Max. = 5.25V (Commercial)

 $V_{LC} = 0.2\text{V}$  $T_A = -55^\circ\text{C to } +125^\circ\text{C}$  $V_{CC} = 5.0\text{V} \pm 10\%$ 

Min. = 4.50V

Max. = 5.50V (Military)

 $V_{HC} = V_{CC} - 0.2\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-120	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -300\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -12\text{mA MIL}$	2.4	4.3		—
		$I_{OH} = -15\text{mA COM}$	2.4	4.3	—		
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 48\text{mA MIL}$	—	0.3		0.55
		$I_{OL} = 64\text{mA COM}$	—	0.3	0.55		

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-40	μA
			V <sub>O</sub> = 2.4V	—	—	40	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE <sub>N</sub> = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/ MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE <sub>N</sub> = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	5.0	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	6.3	

## NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
OE <sub>A</sub> , OE <sub>B</sub>	3-State Output Enable Input (Active LOW)
Dxx	Inputs
Oxx	Outputs

## TRUTH TABLE

INPUTS		OUTPUT
OE <sub>A</sub> , OE <sub>B</sub>	D	
L	L	H
L	H	L
H	X	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = High Impedance

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50pf R <sub>L</sub> = 500Ω	5.0	2.0	8.0	2.0	9.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		7.0	2.0	10.0	2.0	10.5	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		6.0	2.0	9.5	2.0	12.5	ns





Integrated Device Technology, Inc.

# FAST™ CMOS OCTAL BUFFER/LINE DRIVER

## IDT54/74FCT244


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 4.5ns typical data to output delay
- $I_{OL} = 48\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal buffer/line driver with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT244 are octal buffer/line drivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC and board density.

### PIN CONFIGURATIONS



SSDFCT244-001


DIP  
TOP VIEW



SSDFCT244-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT244-003

MEMORY INTERFACE

FAST is a trademark of Fairchild Camera and Instrument  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:T<sub>A</sub> = 0°C to +70°CV<sub>CC</sub> = 5.0V ± 5%

Min. = 4.75V

Max. = 5.25V (Commercial)

V<sub>LC</sub> = 0.2VT<sub>A</sub> = -55°C to +125°CV<sub>CC</sub> = 5.0V ± 10%

Min. = 4.50V

Max. = 5.50V (Military)

V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
			I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 48mA MIL	—	0.3		0.55
			I <sub>OL</sub> = 64mA COM	—	0.3		0.55

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-40	μA	
			V <sub>O</sub> = 2.4V	—	—	40		
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA	
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.5	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/ MHz	
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle		V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	5.0	mA
				V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	6.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
OE <sub>A</sub> , OE <sub>B</sub>	3-State Output Enable Input (Active LOW) Inputs Outputs
Dxx	
Oxx	

**TRUTH TABLE**

INPUTS		OUTPUT
OE <sub>A</sub> , OE <sub>B</sub>	D	
L	L	L
L	H	H
H	X	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = High Impedance

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50pf R <sub>L</sub> = 500Ω	4.5	2.5	6.5	2.0	7.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		6.0	2.0	8.0	2.0	8.5	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		5.0	2.0	7.0	2.0	7.5	ns

MEMORY INTERFACE



Integrated Device Technology Inc.

# FAST™ CMOS NON-INVERTING BUFFER TRANSCEIVER

## IDT54/74FCT245


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 5.0ns typical clock to output delay
- $I_{OL} = 32\text{mA}$  port A, 48mA port B over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Non-inverting buffer transceiver
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


### DESCRIPTION:

The IDT54/74FCT245 are 8-bit non-inverting, bidirectional buffers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. This bidirectional buffer has 3-state outputs and is intended for bus-oriented applications. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports. Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in High Z condition.

### PIN CONFIGURATIONS




SSDFCT245-001



SSDFCT245-002

### FUNCTIONAL BLOCK DIAGRAM



FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATING<sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$I_{OUT}$	DC Output Current	120	120	mA

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified:

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 5\%$       Min. = 4.75V      Max. = 5.25V (Commercial)       $V_{LC} = 0.2\text{V}$   
 $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 10\%$       Min. = 4.50V      Max. = 5.50V (Military)       $V_{HC} = V_{CC} - 0.2\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current (Except I/O Pins)	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current (Except I/O Pins)	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}$ <sup>(3)</sup>	-60	-120	—	mA	
$V_{OH}$	Output HIGH Voltage Ports A and B	$V_{CC} = 3\text{V}, V_{IN} = V_{LC}$ or $V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -300\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -12\text{mA MIL}$	2.4	4.3		—
$V_{OL}$	Output LOW Voltage Port A	$V_{CC} = 3\text{V}, V_{IN} = V_{LC}$ or $V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 32\text{mA MIL}$	—	0.3		0.5
$V_{OL}$	Output LOW Voltage Port B	$V_{CC} = 3\text{V}, V_{IN} = V_{LC}$ or $V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 48\text{mA MIL}$	—	0.3		0.55
		$I_{OL} = 64\text{mA COM}$	—	0.3	0.55		

MEMORY INTERFACE

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-45	μA
			V <sub>O</sub> = 2.4V	—	—	45	
I <sub>CCOC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCOT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	4.5	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	5.8	
V <sub>h</sub> - V <sub>l</sub>	Hysteresis	OE and All Data Inputs		—	0.2	—	V

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCOC</sub> + (I<sub>CCOT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCOT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
OE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
B <sub>0</sub> -B <sub>0</sub>	Side B Inputs or 3-State Outputs

**TRUTH TABLE**

INPUTS		OUTPUT
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't care

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B B to A	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 Ω	5.0	2.5	7.0	2.0	7.5	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		6.0	3.0	9.5	3.0	10.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		6.0	2.0	7.5	2.5	10.0	ns
t <sub>DLH</sub> t <sub>DHL</sub>	Propagation Delay T/R to A or B*		12.0	—	—	—	—	ns

\*Guaranteed by design



Integrated Device Technology Inc.

# FAST™ CMOS OCTAL D FLIP-FLOP WITH CLEAR

## IDT54/74FCT273

### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 7ns typical clock to output
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal D flip-flop with clear
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


### DESCRIPTION:

The IDT54/74FCT273 are octal D flip-flops built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74FCT273 have eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.


All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

### PIN CONFIGURATIONS



SSDAHCT273-001

DIP  
TOP VIEW




SSDAHCT273-002

LCC  
TOP VIEW

MEMORY INTERFACE

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT273-003

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	—		0.4
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	
			I <sub>OL</sub> = 48mA COM	—	—		0.5



**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CCQ}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.5	mA
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle $V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3	mA/MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 10 \text{ MHz}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle $V_{HC} \leq V_{IN} \leq V_{LC}$	—	1.5	5.0	mA
		$V_{IN} = 3.4 \text{ V}^{(4)}$	—	2.0	7.5	



**NOTES:**


- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCQC} + (I_{CCQT} \times N_T) + (I_{CCD} \times f/2 \times N) + (I_{CCOT} \times D \times N_D)$   
 $N$  = Number of total inputs toggling.  
 $f$  = Clock or latch enable frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ )  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ )

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$D_0$ - $D_7$	Data Inputs
$\overline{MR}$	Master Reset (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
$O_0$ - $O_7$	Data Outputs

**TRUTH TABLE**

OPERATING MODE	INPUTS			OUTPUT
	$\overline{MR}$	CP	$D_N$	$O_N$
Reset (Clear)	L	X	X	L
Load "1"	H		h	H
Load "0"	H		l	L

H = HIGH Voltage Level steady state  
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
L = LOW Voltage Level steady state  
l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
X = DON'T CARE  
 = LOW to HIGH clock transition

**MEMORY INTERFACE**

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Clock to Output	$C_L = 50 \text{ pf}$ $R_L = 500\Omega$	7.0	—	—	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{MR}$ to Output		8.0	—	—	—	—	ns
$t_S$	Set Up Time HIGH or LOW Data to CP		3.0	—	—	—	—	ns
$t_H$	Hold Time HIGH or LOW Data to CP		1.0	—	—	—	—	ns
$t_W$	Clock Pulse Width HIGH or LOW		4.0	—	—	—	—	ns
$t_{REC}$	Recovery Time $\overline{MR}$ to CP		3.0	—	—	—	—	ns



Integrated Device Technology, Inc.

# FAST™ CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

## IDT54/74FCT299


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 7ns typical clock to output
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- 8-input universal shift register
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT299 are 8-bit universal shift registers built using advanced CEMOS™ II, a dual metal  $1.5\ \mu\text{m}$  CMOS technology. The IDT54/74FCT299 are 8-bit universal shift/storage registers with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0$ - $Q_7$  to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

### PIN CONFIGURATIONS



SSDFCT299-001


DIP  
TOP VIEW



SSDFCT299-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

SSDFCT299-003

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-40	μA
			V <sub>O</sub> = 2.4V	—	—	40	
I <sub>CCOC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	
I <sub>CCOT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>	—	0.5	2.5	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	mA/ MHz	

MEMORY INTERFACE

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz OE = GND One Bit Toggling 50% Duty Cycle	—	1.5		mA
		V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	2.0		
V <sub>+</sub> - V <sub>-</sub>	Hysteresis	CP and OE <sub>N</sub>	—	0.2	—	V

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCDT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Clock or latch enable frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
CP	Clock Pulse Input (Active Rising Edge)
DS <sub>0</sub>	Serial Data Input for Right Shift
DS <sub>7</sub>	Serial Data Input for Left Shift
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs
MR	Asynchronous Master Reset Input (Active LOW)
OE <sub>1</sub> , OE <sub>2</sub>	3-State Output Enable Inputs (Active LOW)
I/O <sub>0</sub> -I/O <sub>7</sub>	Parallel Data Inputs or 3-State Parallel Inputs
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs

**TRUTH TABLE**

INPUTS				RESPONSE
MR	S <sub>1</sub>	S <sub>0</sub>	CP	
L	X	X	X	Asynchronous Reset; Q <sub>0</sub> -Q <sub>7</sub> = LOW
H	H	H	↗	Parallel Load; I/O <sub>N</sub> → Q <sub>N</sub>
H	L	H	↗	Shift Right; DS <sub>0</sub> → Q <sub>0</sub> , Q <sub>0</sub> → Q <sub>1</sub> , etc.
H	H	L	↗	Shift Left; DS <sub>7</sub> → Q <sub>7</sub> , Q <sub>7</sub> → Q <sub>6</sub> , etc.
H	L	L	X	Hold

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 ↗ = LOW-to-HIGH transition

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>	C <sub>L</sub> = 50pf R <sub>L</sub> = 500Ω	7.0	3.5	10.0	—	—	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to I/O <sub>N</sub>		6.0	4.0	12.0	—	—	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>0</sub> or Q <sub>7</sub>		7.0	4.5	10.5	—	—	ns
t <sub>PHL</sub>	Propagation Delay MR to I/O <sub>N</sub>		7.0	6.5	15.0	—	—	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to I/O <sub>N</sub>		8.0	3.5	11.0	—	—	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE to I/O <sub>N</sub>		5.5	2.0	7.0	—	—	ns
t <sub>S</sub>	Setup Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP		2.0	8.5	—	—	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP		0	0	—	—	—	ns
t <sub>S</sub>	Setup Time HIGH or LOW I/O <sub>N</sub> , DS <sub>0</sub> or DS <sub>7</sub> to CP		0.5	5.5	—	—	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW I/O <sub>N</sub> , DS <sub>0</sub> or DS <sub>7</sub> to CP		0	2.0	—	—	—	ns
t <sub>w</sub>	CP Pulse Width HIGH or LOW		7.0	7.0	—	—	—	ns
t <sub>w</sub>	MR Pulse Width LOW		7.0	7.0	—	—	—	ns
t <sub>REC</sub>	Recovery Time MR to CP		7.0	7.0	—	—	—	ns



Integrated Device Technology Inc.

# FAST™ CMOS OCTAL TRANSPARENT LATCH

## IDT54/74FCT373


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 5ns typical data to output delay
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal transparent latch with enable
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


### DESCRIPTION:

The IDT54/74FCT373 are 8-bit latches built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. This octal latch has 3-state outputs and is intended for bus-oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state.

### PIN CONFIGURATIONS




DIP  
TOP VIEW



LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



FAST is a trademark of Fairchild Camera and Instrument  
CEMOS is a trademark of Integrated Device Technology, Inc.

SSDFCT373-003

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current (Except I/O Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current (Except I/O Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Input Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-40	
			V <sub>O</sub> = 2.4V	—	—	40	

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
I <sub>CCOC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	
I <sub>CCOT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>	—	0.5	2.5	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	4.5	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	7.0	
V <sub>h</sub> - V <sub>l</sub>	Hysteresis	LE and OE Inputs Only	—	0.2	—	V	

**NOTES**

- (1) For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- (2) Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- (3) Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- (4) Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- (5) I<sub>CC</sub> = I<sub>CCOC</sub> + (I<sub>CCOT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCOT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Clock or latch enable frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**TRUTH TABLE**

INPUTS		OUTPUTS	
D <sub>n</sub>	LE	OE	O <sub>n</sub>
H	H	L	H
L	H	L	L
X	X	H	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = High Impedance

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input (Active HIGH)
OE	Output Enable Input (Active LOW)
O <sub>0</sub> -O <sub>7</sub>	3-State Latch Outputs

MEMORY INTERFACE

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500 Ω	5.0	2.0	8.0	2.0	8.5	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		7.0	2.0	12.0	2.0	13.5	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		6.0	2.0	7.5	2.0	10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>		9.0	3.0	13.0	3.0	15.0	ns
t <sub>S</sub>	Set up Time High or Low D <sub>n</sub> to LE		1.0	2.0	—	2.0	—	ns
t <sub>H</sub>	Hold Time High or Low D <sub>n</sub> to LE		1.0	3.0	—	3.0	—	ns
t <sub>w</sub>	LE Pulse Width High or Low		5.0	6.0	—	6.0	—	ns



Integrated Device Technology, Inc.

# FAST™ CMOS OCTAL D REGISTER (3-STATE)

## IDT54/74FCT374

### FEATURES:


- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 7.5ns typical clock to output delay
- $I_{OL} = 32 \text{ mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST ( $5\mu\text{A}$  max.)
- Positive, edge-triggered master/slave, D-type flip-flops
- Buffered common clock and buffered common three-state control
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:

The IDT54/74FCT374 are 8-bit registers built using advanced CEMOS™II, a dual metal  $1.5\mu\text{m}$  CMOS technology. This register consists of eight D-type flip-flops with a buffered common clock and buffered three-state output control. When the output enable ( $\overline{OE}$ ) input is LOW, the eight outputs are enabled. When the  $\overline{OE}$  input is HIGH, the outputs are in the three-state conditions.


Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.

### PIN CONFIGURATIONS



SSDAHCT374-001


DIP  
TOP VIEW



SSDAHCT374-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT374-003

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES



**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:T<sub>A</sub> = 0°C to +70°CV<sub>CC</sub> = 5.0V ± 5%

Min. = 4.75V

Max. = 5.25V (Commercial)

V<sub>LC</sub> = 0.2VT<sub>A</sub> = -55°C to +125°CV<sub>CC</sub> = 5.0V ± 10%

Min. = 4.50V

Max. = 5.50V (Military)

V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-40	
			V <sub>O</sub> = 2.4V	—	—	40	

MEMORY INTERFACE

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$I_{CCOC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$	—	0.001	2.0	mA	
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.5	mA	
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/ MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 10 \text{ MHz}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	1.5	4.5	mA
			$V_{IN} = 3.4 \text{ V}^{(4)}$	—	2.0	7.0	





## NOTES:


- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCOC} + (I_{CCQT} \times N_T) + (I_{CCD} \times f/2 \times N) + (I_{CCQT} \times D \times N_D)$   
 $N$  = Number of total inputs toggling.  
 $f$  = Clock or latch enable frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ )  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ )

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$D_0$ - $D_7$	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
$\overline{OE}$	3-State Output Enable Input (Active LOW)
$O_0$ - $O_7$	Complementary 3-State Outputs

## TRUTH TABLE

FUNCTION	INPUTS			OUTPUTS	INTERNAL
	$\overline{OE}$	CP	$D_i$	$O_N$	$O_i$
Hi-Z	H	L	X	Z	NC
	H	H	X	Z	NC
LOAD REGISTER	L		L	H	H
	L		H	L	L
	H		L	Z	H
	H		H	Z	L

H = HIGH  
L = LOW  
X = Don't Care  
Z = High Impedance  
 = LOW-to-HIGH transition  
NC = No Change

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $O_N$	$C_L = 50 \text{ pf}$ $R_L = 500 \Omega$	6.5	4.0	10.0	4.0	11.0	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time		9.0	2.0	12.5	2.0	14.0	ns
$t_{HZ}$ $t_{LZ}$	Output Disable Time		6.0	2.0	8.0	2.0	8.0	ns
$t_S$	Set Up Time HIGH or LOW $D_N$ to CP		1.0	2.0	—	2.5	—	ns
$t_H$	Hold Time HIGH or LOW $D_N$ to CP		0.5	2.0	—	2.5	—	ns
$t_W$	CP Pulse Width HIGH or LOW		4.0	7.0	—	7.0	—	ns



Integrated Device Technology, Inc.

# FAST™ CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE

## IDT54/74FCT377


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 7ns typical clock to output
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal D flip-flop with clock enable
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT377 are octal D flip-flops built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74FCT377 have eight edge-triggered, D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\text{CE}}$ ) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The  $\overline{\text{CE}}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

### PIN CONFIGURATIONS



SSDFCT377-001

DIP TOP VIEW




SSDFCT377-002

LCC TOP VIEW

MEMORY INTERFACE

### FUNCTIONAL BLOCK DIAGRAM



FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

SSDFCT377-003

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS(1)	MIN.	TYP.(2)	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max.(3)	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
			I <sub>OL</sub> = 48mA COM	—	0.3		0.5
I <sub>CCOC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.5	mA
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle $V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3	mA/MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 10 \text{ MHz}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle $V_{HC} \leq V_{IN} \leq V_{LC}$	—	1.5	5.0	mA
		$V_{IN} = 3.4 \text{ V}^{(4)}$	—	2.0	7.5	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCQC} + (I_{CCQT} \times N_T) + (I_{CCD} \times f/2 \times N) + (I_{CCQT} \times D \times N_D)$   
 $N$  = Number of total inputs toggling.  
 $f$  = Clock or latch enable frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ )  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ )

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$D_0$ - $D_7$	Data Inputs
$\overline{CE}$	Clock Enable (Active LOW)
$O_0$ - $O_7$	Data Outputs
CP	Clock Pulse Input

**TRUTH TABLE**

OPERATING MODE	INPUTS			OUTPUTS
	CP	$\overline{CE}$	$D_N$	$O_N$
Load "1"		l	h	H
Load "0"		l	l	L
Hold (Do Nothing)		h H	X X	No Change No Change

- H = HIGH Voltage Level  
h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
L = LOW Voltage Level  
l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
X = Don't care  
 = LOW-to-HIGH Clock Transition

MEMORY INTERFACE

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $O_N$	$C_L = 50 \text{ pf}$ $R_L = 500 \Omega$	7.0	—	—	—	—	ns
$t_S$	Set Up Time HIGH or LOW $D_N$ to CP		3.0	—	—	—	—	ns
$t_H$	Hold Time HIGH or LOW $D_N$ to CP		1.0	—	—	—	—	ns
$t_S$	Set Up Time HIGH or LOW $\overline{CE}$ to CP		3.0	—	—	—	—	ns
$t_H$	Hold Time HIGH or LOW $\overline{CE}$ to CP		1.0	—	—	—	—	ns
$t_w$	Clock Pulse Width, LOW		4.0	—	—	—	—	ns



Integrated Device Technology Inc.

# FAST™ CMOS 8-BIT IDENTITY COMPARATOR

## IDT54/74FCT521


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 7ns typical propagation delay
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- 8-bit identity comparator
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT521 are 8-bit identity comparators built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The device compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input  $\bar{I}_{A=B}$  also serves as an active LOW enable input.

### PIN CONFIGURATIONS



SSDFCT521-001


DIP TOP VIEW



SSDFCT521-002

LCC TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT521-003

FAST™ is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
			I <sub>OL</sub> = 48mA COM	—	0.3		0.5

MEMORY INTERFACE

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$I_{CCOC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$	—	0.001	2.0	mA	
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.5	mA	
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	—	mA/ MHz
$I_{CC}$	Total Power Supply Current	$V_{CC} = \text{Max.}$ $f = 10 \text{ MHz}$ Outputs Open One Input Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	1.5	—	mA
			$V_{IN} = 3.4 \text{ V}^{(4)}$	—	2.0	—	

## NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$A_0$ - $A_7$	Word A inputs
$B_0$ - $B_7$	Word B inputs
$\overline{I}_{A=B}$	Expansion or Enable Input (Active LOW)
$\overline{O}_{A=B}$	Identity Output (Active Low)

## TRUTH TABLE

INPUTS		OUTPUT
$\overline{I}_{A=B}$	A, B	$\overline{O}_{A=B}$
L	$A = B^*$	L
L	$A \neq B$	H
H	$A = B^*$	H
H	$A \neq B$	H

H = HIGH Voltage Level

L = LOW Voltage Level

\* $A_0 = B_0$ ,  $A_1 = B_1$ ,  $A_2 = B_2$ , etc.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_N$ or $B_N$ to $\overline{O}_{A=B}$	$C_L = 50 \text{ pf}$ $R_L = 500 \Omega$	7.0	3.5	11.0	3.5	15.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$		5.0	3.0	10.0	3.0	9.0	ns





Integrated Device Technology, Inc.

# FAST™ CMOS OCTAL TRANSPARENT LATCH (3-STATE)

## IDT54/74FCT533


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 6ns typical clock to output
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal transparent latch with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT533 are octal transparent latches built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74FCT533 consist of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state.

### PIN CONFIGURATIONS



SSDFCT533-001

DIP  
TOP VIEW




SSDFCT533-002

LCC  
TOP VIEW

MEMORY INTERFACE

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT533-003

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY, INDUSTRIAL, AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$I_{OUT}$	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 5\%$       Min. = 4.75V      Max. = 5.25V (Commercial)       $V_{LC} = 0.2\text{V}$   
 $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 10\%$       Min. = 4.50V      Max. = 5.50V (Military)       $V_{HC} = V_{CC} - 0.2\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-120	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC}$ or $V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -300\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -12\text{mA MIL}$	2.4	4.3		—
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC}$ or $V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 32\text{mA MIL}$	—	0.3		0.5
		$I_{OL} = 48\text{mA COM}$	—	0.3	0.5		

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-40	μA
			V <sub>O</sub> = 2.4V	—	—	40	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	5.0	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	7.5	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Number of total inputs toggling.  
 f = Clock or latch enable frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input (Active HIGH)
OE	Output Enable Input (Active LOW)
O <sub>0</sub> -O <sub>7</sub>	Complementary 3-State Outputs

**TRUTH TABLE**

INPUTS		OUTPUTS	
D <sub>N</sub>	LE	OE	ON
H	H	L	L
L	H	L	H
X	X	H	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = HIGH Impedance

MEMORY INTERFACE

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50pf R <sub>L</sub> = 500Ω	6.0	3.0	10.0	3.0	12.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		8.0	2.0	11.0	2.0	12.5	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		6.0	2.0	7.0	2.0	8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to O <sub>N</sub>		9.0	3.0	13.0	3.0	14.0	ns
t <sub>S</sub>	Set Up Time HIGH or LOW D <sub>N</sub> to LE		1.0	2.0	—	2.0	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW D <sub>N</sub> to LE		0.5	3.0	—	3.0	—	ns
t <sub>w</sub>	LE Pulse Width HIGH or LOW		5.0	6.0	—	6.0	—	ns



Integrated Device Technology Inc.

# FAST™ CMOS OCTAL D FLIP-FLOP (3-STATE)

## IDT54/74FCT534


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 6.5ns typical clock to output
- $I_{OL} = 32\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal D flip-flop with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT534 are octal D flip-flops built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74FCT534 are high-speed, low-power octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops.

### PIN CONFIGURATIONS



SSDFCT534-001


DIP TOP VIEW



SSDFCT534-002

LCC TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT534-003

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 32mA MIL	—	0.3		0.5
			I <sub>OL</sub> = 48mA COM	—	0.3		0.5
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-40	
			V <sub>O</sub> = 2.4V	—	—	40	

**MEMORY INTERFACE**

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$I_{CCQC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$	—	0.001	2.0	mA	
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.5	mA	
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3	mA/MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 10 \text{ MHz}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	1.5	5.0	mA
			$V_{IN} = 3.4 \text{ V}^{(4)}$	—	2.0	7.5	





**NOTES:**


- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCQC} + (I_{CCQT} \times N_T) + (I_{CCD} \times f/2 \times N) + (I_{CCQT} \times D \times N_D)$   
 $N$  = Number of total inputs toggling.  
 $f$  = Clock or latch enable frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ )  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ )

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$D_0\text{-}D_7$	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
$\overline{OE}$	3-State Output Enable Input (Active LOW)
$O_0\text{-}O_7$	Complementary 3-State Outputs

**TRUTH TABLE**

FUNCTION	INPUTS			OUTPUTS	INTERNAL
	$\overline{OE}$	CP	$D_i$	$\overline{O}_N$	$Q_i$
Hi-Z	H	L	X	Z	NC
	H	H	X	Z	NC
LOAD REGISTER	L		L	H	H
	L		H	L	L
	H		L	Z	H
	H		H	Z	L

- H = HIGH
- L = LOW
- X = Don't Care
- Z = High Impedance
-  = LOW-to-HIGH transition
- NC = No Change

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $\overline{O}_N$	$C_L = 50 \text{ pf}$ $R_L = 500\Omega$	6.5	4.0	10.0	4.0	11.0	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time		9.0	2.0	12.5	2.0	14.0	ns
$t_{HZ}$ $t_{LZ}$	Output Disable Time		6.0	2.0	8.0	2.0	8.0	ns
$t_S$	Set Up Time HIGH or LOW $D_N$ to CP		1.0	2.0	—	2.5	—	ns
$t_H$	Hold Time HIGH or LOW $D_N$ to CP		0.5	2.0	—	2.5	—	ns
$t_W$	CP Pulse Width HIGH or LOW		4.0	7.0	—	7.0	—	ns



Integrated Device Technology Inc

# FAST™ CMOS OCTAL INVERTING BUFFER TRANSCEIVER

## IDT54/74FCT640


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 6.0ns data to output
- $I_{OL} = 48\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Inverting buffer transceiver
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT640 are 8-bit inverting buffer transceivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction control ( $T/\bar{R}$ ) input. The enable input ( $\bar{O}\bar{E}$ ) can be used to disable the device so the buses are effectively isolated.

### PIN CONFIGURATIONS



SSDFCT640-001


DIP  
TOP VIEW



SSDFCT640-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT640-003

MEMORY INTERFACE

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-10 to +85	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +150	°C
$I_{OUT}$	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$

$V_{CC} = 5.0\text{V} \pm 5\%$

Min. = 4.75V

Max. = 5.25V (Commercial)

$V_{LC} = 0.2\text{V}$

$T_A = -55^\circ\text{C to } +125^\circ\text{C}$

$V_{CC} = 5.0\text{V} \pm 10\%$

Min. = 4.50V

Max. = 5.50V (Military)

$V_{HC} = V_{CC} - 0.2\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-120	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -300\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -12\text{mA MIL}$	2.4	4.3		—
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 48\text{mA MIL}$	—	0.3		0.55
		$I_{OL} = 64\text{mA COM}$	—	0.3	0.55		



**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-45	μA
			V <sub>O</sub> = 2.4V	—	—	45	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	4.5	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	5.8	
V <sub>+</sub> - V <sub>-</sub>	Hysteresis	OE and all Data Inputs		—	0.2	—	V

**NOTES:**

- (1) For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- (2) Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- (3) Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- (4) Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- (5) I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

MEMORY INTERFACE

**FUNCTION TABLE**

INPUTS		OPERATION
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Isolation

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
OE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-State Outputs

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B or B to A	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500 Ω	6.0	2.0	7.0	2.0	8.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		7.0	2.0	10.0	2.0	12.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		11.0	2.0	13.0	2.0	16.0	ns
t <sub>DLH</sub> t <sub>DHL</sub>	Propagation Delay T/R to A or B*		12.0	—	—	—	—	ns

\*Guaranteed by Design



Integrated Device Technology Inc.

# FAST™ CMOS NON-INVERTING BUFFER TRANSCEIVER

## IDT54/74FCT645


### FEATURES:

- Equivalent to FAST™ speeds and output drive over full temperature and voltage supply extremes
- 6ns typical data to output
- $I_{OL} = 48\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Non-inverting buffer transceiver
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74FCT645 are 8-bit non-inverting buffer transceivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction control ( $T/\bar{R}$ ) input. The enable input ( $\overline{OE}$ ) can be used to disable the device so the buses are effectively isolated.

### PIN CONFIGURATIONS



SSDFCT645-001


DIP  
TOP VIEW



SSDFCT645-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT645-003

FAST is a trademark of Fairchild Camera and Instrument.  
CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level (Except I/O Pins)	Guaranteed Logic LOW Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current (Except I/O Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Input Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-120	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 48mA MIL	—	0.3		0.55
			I <sub>OL</sub> = 64mA COM	—	0.3		0.55

MEMORY INTERFACE

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = 0.4V	—	—	-45	μA	
			—	—	45		
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>	—	0.5	2.5	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz	
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	4.5	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	5.8	
V <sub>H</sub> - V <sub>L</sub>	Hysteresis	OE and all Data Inputs	—	0.2	—	V	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CC</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Clock or latch enable.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
OE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-State Outputs

**FUNCTION TABLE**

INPUTS		OPERATIONS
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B or B to A	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500Ω	6.0	2.0	9.5	2.0	11.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		9.0	2.0	11.0	2.0	12.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		6.0	2.0	12.0	2.0	13.0	ns
t <sub>DLH</sub> t <sub>DHL</sub>	Propagation Delay T/R to A or B*		12.0	—	—	—	—	ns

\*Guaranteed by Design



Integrated Device Technology Inc.

# HIGH-SPEED CMOS 1-of-8 DECODER

## IDT54/74AHCT138


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 11ns typical address to output delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- 1-of-8 decoder with enables
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT138 are 1-of-8 decoders built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74AHCT138 accepts three binary weighted inputs ( $A_0, A_1, A_2$ ) and, when enabled, provides eight mutually exclusive active LOW outputs ( $\bar{O}_0-\bar{O}_7$ ). The IDT54/74AHCT138 features three enable inputs, two active LOW ( $\bar{E}_1, \bar{E}_2$ ) and one active HIGH ( $E_3$ ). All outputs will be HIGH unless  $\bar{E}_1$  and  $\bar{E}_2$  are LOW and  $E_3$  is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four IDT54/74AHCT138 devices and one inverter.

### PIN CONFIGURATIONS



SSDAHCT138-001


DIP  
TOP VIEW



SSDAHCT138-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT138-003

MEMORY INTERFACE

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise

Specified:

T<sub>A</sub> = 0°C to +70°CV<sub>CC</sub> = 5.0V ± 5%

Min. = 4.75V

Max. = 5.25V (Commercial)

V<sub>LC</sub> = 0.2VT<sub>A</sub> = -55°C to +125°CV<sub>CC</sub> = 5.0V ± 10%

Min. = 4.50V

Max. = 5.50V (Military)

V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -1.0mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	4.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
A <sub>0</sub> -A <sub>2</sub>	Address Inputs
E <sub>1</sub> , E <sub>2</sub>	Enable Inputs (Active LOW)
E <sub>3</sub>	Enable Input (Active HIGH)
O <sub>0</sub> -O <sub>7</sub>	Outputs (Active LOW)

**TRUTH TABLE**

INPUTS						OUTPUTS							
E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	O <sub>0</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	O <sub>4</sub>	O <sub>5</sub>	O <sub>6</sub>	O <sub>7</sub>
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

MEMORY INTERFACE

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500 Ω	11.0	6.0	22.0	6.0	27.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay E <sub>1</sub> or E <sub>2</sub> to O <sub>N</sub>		13.0	4.0	17.0	4.0	20.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay E <sub>3</sub> to O <sub>N</sub>		13.0	4.0	17.0	4.0	20.0	ns



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS DUAL 1-OF-4 DECODER

**IDT54/74AHCT139**


## FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 9ns typical address to output delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Dual 1-of-4 decoder with enable
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

## DESCRIPTION:

The IDT54/74AHCT139 are dual 1-of-4 decoders built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The device has two independent decoders, each of which accepts two weighted inputs ( $A_0$ - $A_1$ ) and provides four mutually exclusive active LOW outputs ( $\bar{O}_0$ - $\bar{O}_3$ ). Each decoder has an active LOW enable ( $\bar{E}$ ). When  $\bar{E}$  is HIGH, all outputs are forced HIGH.


## PIN CONFIGURATIONS




SSDAHCT139-001

DIP  
TOP VIEW

## FUNCTIONAL BLOCK DIAGRAM



SSDAHCT139-003



SSDAHCT139-002

LCC  
TOP VIEW

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**



**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>sc</sub>	Input Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -1.0mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5

**MEMORY INTERFACE**

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CCQC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$	—	0.001	2.0	mA
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open One Bit Toggling 50% Duty Cycle $V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3	mA/MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 1 \text{ MHz}$ Outputs Open One Bit Toggling 50% Duty Cycle $V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	2.3	mA
		$V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.65	3.3	

## NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCQC} + (I_{CCQT} \times N_T) + (I_{CCD} \times f \times N) + (I_{CCQT} \times D \times N_D)$   
 $N$  = Total number of inputs toggling.  
 $f$  = Clock or latch enable.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ ).  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ ).

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$A_0, A_1$	Address Inputs
$\bar{E}$	Enable Inputs (Active LOW)
$\bar{O}_0 - \bar{O}_3$	Outputs (Active LOW)

## TRUTH TABLE

INPUTS			OUTPUTS			
$\bar{E}$	$A_0$	$A_1$	$\bar{O}_0$	$\bar{O}_1$	$\bar{O}_2$	$\bar{O}_3$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_0$ or $A_1$ to $\bar{O}_N$	$C_L = 50 \text{ pf}$ $R_L = 500 \Omega$	9.0	5.0	20.0	5.0	25.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\bar{E}$ to $\bar{O}_N$							



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS CARRY LOOKAHEAD GENERATOR

## IDT54/74AHCT182


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 8ns typical propagation delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Carry lookahead generator
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT182 are carry lookahead generators built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74AHCT182 are generally used with a 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

### PIN CONFIGURATIONS



SSDAHCT182-001

DIP  
TOP VIEW




SSDAHCT182-002

LCC  
TOP VIEW

MEMORY INTERFACE

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT182-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -200μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
I <sub>CCQ</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.5	2.0	mA	
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open One Input Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	—	mA/ MHz
I <sub>CC</sub>	Total Power Supply Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open One Input Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	—	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	—	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$C_n$	Carry Input
$\overline{G}_0, \overline{G}_2$	Carry Generate Inputs (Active LOW)
$\overline{G}_1$	Carry Generate Input (Active LOW)
$\overline{G}_3$	Carry Generate Input (Active LOW)
$\overline{P}_0, \overline{P}_1$	Carry Propagate Inputs (Active LOW)
$\overline{P}_2$	Carry Propagate Input (Active LOW)
$\overline{P}_3$	Carry Propagate Input (Active LOW)
$C_{n+x}-C_{n+z}$	Carry Outputs
$\overline{G}$	Carry Generate Output (Active LOW)
$\overline{P}$	Carry Propagate Output (Active LOW)

**TRUTH TABLE**

INPUTS									OUTPUTS				
$C_n$	$\overline{G}_0$	$\overline{P}_0$	$\overline{G}_1$	$\overline{P}_1$	$\overline{G}_2$	$\overline{P}_2$	$\overline{G}_3$	$\overline{P}_3$	$C_{n+x}$	$C_{n+y}$	$C_{n+z}$	$\overline{G}$	$\overline{P}$
X	H	H							L				
L	H	X							L				
X	L	X							L				
H	X	L							L				
X	X	X	H	H						L			
X	H	H	H	X	X					L			
L	H	X	L	X	X					L			
X	X	X	X	X	L					L			
X	L	X	X	L	L					L			
H	X	L	X	L	L					L			
X	X	X	X	X	H	H					L		
X	X	X	H	H	H	X					L		
X	H	H	H	X	H	X					L		
L	H	X	X	X	X	X					L		
X	X	X	L	X	X	L					L		
X	L	X	X	L	L	L					L		
H	X	L	X	L	X	L					L		
	X		X	X	X	H	H					H	
	X		X	X	H	H	X					H	
	H		H	X	H	X	H					H	
	X		X	X	X	X	L					L	
	X		X	X	X	L	X					L	
	L		X	L	X	L	X					L	
		H		X		X							H
		X		H		X							H
		X		X		H							H
		X		X		X							H
		L		L		L							L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care

MEMORY INTERFACE

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $C_n$ to $C_{n+x}, C_{n+y}, C_{n+z}$	$C_L = 50$ pf $R_L = 500\Omega$	8.0	—	—	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{P}_0, \overline{P}_1,$ or $\overline{P}_2,$ to $C_{n+x}, C_{n+y}, C_{n+z}$		8.0	—	—	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{G}_0, \overline{G}_1,$ or $\overline{G}_2,$ to $C_{n+x}, C_{n+y}, C_{n+z}$		8.0	—	—	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{P}_1, \overline{P}_2,$ or $\overline{P}_3,$ to $\overline{G}$		9.0	—	—	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{G}_n$ to $\overline{G}$		9.5	—	—	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{P}_n$ to $\overline{P}$		8.0	—	—	—	—	ns



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS OCTAL BUFFER/LINE DRIVER

## IDT54/74AHCT240


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 7ns typical data to output delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Octal buffer/line driver with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT240 are octal buffer/line drivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved board density.

### PIN CONFIGURATION



SSDAHCT240-001


DIP TOP VIEW



SSDAHCT240-002

LCC TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT240-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:T<sub>A</sub> = 0°C to +70°CV<sub>CC</sub> = 5.0V ± 5%

Min. = 4.75V

Max. = 5.25V (Commercial)

V<sub>LC</sub> = 0.2VT<sub>A</sub> = -55°C to +125°CV<sub>CC</sub> = 5.0V ± 10%

Min. = 4.50V

Max. = 5.50V (Military)

V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
		I <sub>OL</sub> = 24mA COM	—	—	0.5		

MEMORY INTERFACE

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{OZ}$	Off State (High Impedance) Output Current	$V_{CC} = \text{Max.}$	$V_O = 0.4V$	—	—	-10	$\mu A$
			$V_O = 2.4V$	—	—	10	
$I_{CCOC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$		—	0.001	2.0	mA
$I_{CCOT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(4)}$		—	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_N = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3	mA/ MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 1 \text{ MHz}$ Outputs Open $\overline{OE}_N = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	2.3	mA
			$V_{IN} = 3.4V^{(4)}$	—	0.65	3.3	

## NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCOC} + (I_{CCOT} \times N_T) + (I_{CCD} \times f \times N) + (I_{CCOT} \times D \times N_D)$   
 $N$  = Total number of inputs toggling.  
 $f$  = Frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4V$ )  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4V$ )

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Input (Active LOW)
$D_{xx}$	Inputs
$O_{xx}$	Outputs

## TRUTH TABLE

INPUTS		OUTPUT
$\overline{OE}_A, \overline{OE}_B$	D	
L	L	H
L	H	L
H	X	Z

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $D_N$ to $\overline{O}_N$	$C_L = 50\text{pf}$ $R_L = 500\Omega$	7.0	2.0	9.0	2.0	12.0	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time		15.0	5.0	18.0	5.0	20.0	ns
$t_{HZ}$ $t_{LZ}$	Output Disable Time		10.0	2.0	12.0	2.0	18.0	ns





Integrated Device Technology, Inc.

# HIGH-SPEED CMOS OCTAL BUFFER/LINE DRIVER

## IDT54/74AHCT244



### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 7ns typical data to output delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Octal buffer/line driver with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


### DESCRIPTION:

The IDT54/74AHCT244 are octal buffer/line drivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The devices are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved board density.

### PIN CONFIGURATIONS



### FUNCTIONAL BLOCK DIAGRAM



MEMORY INTERFACE

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$I_{OUT}$	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 5\%$       Min. = 4.75V      Max. = 5.25V (Commercial)       $V_{LC} = 0.2\text{V}$   
 $T_A = -55^\circ\text{C to } +125^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 10\%$       Min. = 4.50V      Max. = 5.50V (Military)       $V_{HC} = V_{CC} - 0.2\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-100	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -150\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -12\text{mA MIL}$	2.4	4.3		—
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 14\text{mA MIL}$	—	—		0.4
		$I_{OL} = 24\text{mA COM}$	—	—	0.5		

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-10	μA
			V <sub>O</sub> = 2.4V	—	—	10	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	3.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Input (Active LOW) Inputs Outputs
Dxx	
Oxx	

**TRUTH TABLE**

INPUTS		OUTPUT
$\overline{OE}_A, \overline{OE}_B$	D	
L	L	L
L	H	H
H	X	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = High Impedance

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50pf R <sub>L</sub> = 500Ω	7.0	3.0	10.0	3.0	13.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		16.0	7.0	20.0	7.0	25.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		10.0	2.0	13.0	2.0	18.0	ns

MEMORY INTERFACE



Integrated Device Technology Inc.

# HIGH-SPEED CMOS NON-INVERTING BUFFER TRANSCEIVER

## IDT54/74AHCT245


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 8ns typical data to output
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Non-inverting buffer transceiver
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT245 are 8-bit non-inverting bidirectional buffers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. This bidirectional buffer has 3-state outputs and is intended for bus-oriented applications. The Transmit/Receiver (T/ $\bar{R}$ ) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports. Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

### PIN CONFIGURATIONS



SSDAHCT245-001


DIP  
TOP VIEW



SSDAHCT245-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT245-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current (Except I/O Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current (Except I/O Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage Port A and B	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage Port A and B	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQ</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) × (I<sub>CCD</sub> × f × N) + (I<sub>CCDT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**MEMORY INTERFACE**

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-15	μA
			V <sub>O</sub> = 2.4V	—	—	15	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	.65	3.3	
V <sub>t</sub> - V <sub>t</sub>	Hysteresis	OE and all D Inputs		—	0.2	—	V

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
OE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-State Outputs

**TRUTH TABLE**

INPUTS		OUTPUT
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B B to B	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500Ω	8.0	3.0	10.0	3.0	15.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		15.0	5.0	20.0	5.0	25.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		11.0	2.0	15.0	2.0	18.0	ns
t <sub>DLH</sub> t <sub>DHL</sub>	Propagation Delay T/R to A or B*		14.0	—	—	—	—	ns

\*Guaranteed by Design



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS OCTAL D FLIP-FLOP WITH CLEAR

## IDT54/74AHCT273

### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical clock to output
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Octal D flip-flop with clear
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


### DESCRIPTION:

The IDT54/74AHCT273 are octal D flip-flops built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74AHCT273 has eight edge-triggered D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset ( $\overline{\text{MR}}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output.


All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

### PIN CONFIGURATIONS



SSDAHCT273-001

DIP  
TOP VIEW




SSDAHCT273-002

LCC  
TOP VIEW

MEMORY INTERFACE

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT273-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -1.0mA MIL	2.4	4.3		—
			I <sub>OH</sub> = -2.6mA COM	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5



**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CCOC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$		—	0.001	2.0	mA
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$		—	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3	mA/MHz
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 1\text{MHz}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	2.3	mA
			$V_{IN} = 3.4\text{V}^{(4)}$	—	0.65	4.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCOC} + (I_{CCQT} \times N_T) + (I_{CCD} \times f/2 \times N) + (I_{CCQT} \times D \times N_D)$   
 $N$  = Total number of inputs toggling.  
 $f$  = Clock or latch enable frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ )  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ )

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$D_0\text{--}D_7$	Data Inputs
$\overline{MR}$	Master Reset (Active LOW)
CP	Clock Pulse Input (Active Rising Edge)
$O_0\text{--}O_7$	Data Outputs

**TRUTH TABLE**

OPERATING MODE	INPUTS			OUTPUT
	$\overline{MR}$	CP	$D_N$	$O_N$
Reset (Clear)	L	X	X	L
Load '1'	H	↑	h	H
Load '0'	H	↑	l	L

- H = HIGH Voltage steady state
- h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- L = LOW Voltage Level steady state
- l = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- X = Don't Care
- ↑ = LOW-to-HIGH clock transition

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $O_N$	$C_L = 50 \text{ pf}$ $R_L = 500\Omega$	10.0	3.0	15.0	3.0	17.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{MR}$ to Output		12.0	4.0	18.0	4.0	21.0	ns
$t_S$	Set Up Time High or Low Data to CP		3.0	10.0	—	10.0	—	ns
$t_H$	Hold Time High or Low Data to CP		0.6	1.0	—	1.0	—	ns
$t_w$	Clock Pulse Width High or Low		10.0	16.0	—	16.0	—	ns
$t_{REC}$	Recovery Time MR to CP		5.0	15.0	—	15.0	—	ns

MEMORY INTERFACE



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS 8-INPUT UNIVERSAL SHIFT REGISTER

## IDT54/74AHCT299


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 9ns typical clock to output
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- 8-input universal shift register
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT299 are 8-bit universal shift registers built using advanced CEMOS™ II, a dual metal  $1.5\ \mu\text{m}$  CMOS technology. The IDT54/74AHCT299 are 8-bit universal shift/storage registers with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0$ - $Q_7$  to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

### PIN CONFIGURATIONS



SSDFCT299-001


DIP  
TOP VIEW



SSDFCT299-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT299-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

## ABSOLUTE MAXIMUM RATING(1)

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$I_{OUT}$	DC Output Current	120	120	mA

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise

Specified:

 $T_A = 0^\circ\text{C to } +70^\circ\text{C}$  $V_{CC} = 5.0\text{V} \pm 5\%$ 

Min. = 4.75V

Max. = 5.25V (Commercial)

 $V_{LC} = 0.2\text{V}$  $T_A = -55^\circ\text{C to } +125^\circ\text{C}$  $V_{CC} = 5.0\text{V} \pm 10\%$ 

Min. = 4.50V

Max. = 5.50V (Military)

 $V_{HC} = V_{CC} - 0.2\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS(1)	MIN.	TYP.(2)	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current (Except I/O Pins)	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current (Except I/O Pins)	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}(3)$	-60	-100	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -200\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -12\text{mA MIL}$	2.4	4.3		—
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 14\text{mA MIL}$	—	—		0.4
$I_{OZ}$	Off State (High Impedance) Output Current	$V_{CC} = \text{Max.}$	$V_O = 0.4\text{V}$	—	—	-10	$\mu\text{A}$
			$V_O = 2.4\text{V}$	—	—	10	
$I_{CCOC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}, V_{HC} \leq V_{IN} \leq V_{LC}, f = 0$	—	0.001	2.0	mA	
$I_{CCOT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}, V_{IN} = 3.4\text{V}(4)$	—	0.5	2.0	mA	
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}, \text{Outputs Open}, \text{OE} = \text{GND}, \text{One Bit Toggling}, 50\% \text{ Duty Cycle}$	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	—	mA/MHz

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE <sub>N</sub> = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	mA
		V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0		
V <sub>+</sub> - V <sub>-</sub>	Hysteresis	CP and OE <sub>N</sub>	—	0.2	—	V

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
CP	Clock Pulse Input (Active Rising Edge)
DS <sub>0</sub>	Serial Data Input for Right Shift
DS <sub>7</sub>	Serial Data Input for Left Shift
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs
MR	Asynchronous Master Reset Input (Active LOW)
OE <sub>1</sub> , OE <sub>2</sub>	3-State Output Enable Inputs (Active LOW)
I/O <sub>0</sub> -I/O <sub>7</sub>	Parallel Data Inputs or 3-State Parallel Outputs
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs

**TRUTH TABLE**

INPUTS				RESPONSE
MR	S <sub>1</sub>	S <sub>0</sub>	CP	
L	X	X	X	Asynchronous Reset; Q <sub>0</sub> -Q <sub>7</sub> = LOW
H	H	H	↗	Parallel Load; I/O <sub>N</sub> - Q <sub>N</sub>
H	L	H	↗	Shift Right; DS <sub>0</sub> - Q <sub>0</sub> , Q <sub>0</sub> - Q <sub>1</sub> , etc.
H	H	L	↗	Shift Left; DS <sub>7</sub> - Q <sub>7</sub> , Q <sub>7</sub> - Q <sub>6</sub> , etc.
H	L	L	X	Hold

- H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 ↗ = LOW-to-HIGH transition

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>0</sub> or Q <sub>7</sub>	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500 Ω	9.0	—	—	—	—	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to I/O <sub>N</sub>		8.0	—	—	—	—	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>0</sub> or Q <sub>7</sub>		9.0	—	—	—	—	ns
t <sub>PHL</sub>	Propagation Delay MR to I/O <sub>N</sub>		9.0	—	—	—	—	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time OE to I/O <sub>N</sub>		10.0	—	—	—	—	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time OE to I/O <sub>N</sub>		7.5	—	—	—	—	ns
t <sub>S</sub>	Setup Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP		4.0	—	—	—	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW S <sub>0</sub> or S <sub>1</sub> to CP		1.0	—	—	—	—	ns
t <sub>S</sub>	Setup Time HIGH or LOW I/O <sub>N</sub> , DS <sub>0</sub> or DS <sub>7</sub> to CP		1.5	—	—	—	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW I/O <sub>N</sub> , DS <sub>0</sub> or DS <sub>7</sub> to CP		0	—	—	—	—	ns
t <sub>W</sub>	CP Pulse Width HIGH or LOW		8.0	—	—	—	—	ns
t <sub>W</sub>	MR Pulse Width Low		8.0	—	—	—	—	ns
t <sub>REC</sub>	Recovery Time MR to CP		8.0	—	—	—	—	ns



Integrated Device Technology Inc.

# HIGH-SPEED CMOS OCTAL TRANSPARENT LATCH

## IDT54/74AHCT373


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical data to output delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Octal transparent latch with enable
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT373 are 8-bit latches built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. This octal latch has 3-state output and is intended for bus-oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state.

### PIN CONFIGURATIONS



SSDAHCT373-001

DIP  
TOP VIEW




SSDAHCT373-002

LCC  
TOP VIEW

MEMORY INTERFACE

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT373-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -1.0mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-10	μA
			V <sub>O</sub> = 2.4V	—	—	10	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	4.3	
V <sub>+</sub> - V <sub>-</sub>	Hysteresis	LE and OE Inputs		—	0.2	—	V

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Clock or latch enable frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enables Input (Active HIGH)
OE	Output Enables Input (Active LOW)
O <sub>0</sub> -O <sub>7</sub>	3-State Latch Outputs

TRUTH TABLE

INPUTS		OUTPUTS	
D <sub>n</sub>	LE	OE	O <sub>n</sub>
H	H	L	H
L	H	L	L
X	X	H	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = HIGH Impedance

MEMORY INTERFACE

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500Ω	10.0	2.0	16.0	2.0	19.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		15.0	5.0	20.0	5.0	24.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		9.0	2.0	12.0	2.0	16.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to O <sub>N</sub>		20.0	6.0	23.0	6.0	27.0	ns
t <sub>S</sub>	Set-up Time HIGH or LOW D <sub>N</sub> to LE		4.0	10.0	—	10.0	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW D <sub>N</sub> to LE		3.0	7.0	—	7.0	—	ns
t <sub>w</sub>	LE Pulse Width HIGH or LOW		7.0	10.0	—	10.0	—	ns



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS OCTAL D REGISTER (3-STATE)

## IDT54/74AHCT374

### FEATURES:


- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical address to output delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Octal D register (3-state)
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:

The IDT54/74AHCT374 are 8-bit registers built using advanced CEMOS™II, a dual metal  $1.5\mu\text{m}$  CMOS technology. This register consists of eight D-type flip-flops with a buffered common clock and buffered three-state output control. When the output enable ( $\overline{OE}$ ) input is LOW, the eight outputs are enabled. When the  $\overline{OE}$  input is HIGH, the outputs are in the three-state conditions.


Input data meeting the set-up and hold time requirements of the D inputs is transferred to the O outputs on the LOW-to-HIGH transition of the clock input.

### PIN CONFIGURATIONS



SSDAHCT374-001


DIP  
TOP VIEW



SSDAHCT374-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT374-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES



**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS(1)	MIN.	TYP.(2)	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. (3)	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -1.0mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5

MEMORY INTERFACE

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-10	μA
			V <sub>O</sub> = 2.4V	—	—	10	
I <sub>ccoc</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>ccot</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>ccd</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/MHz
I <sub>cc</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	4.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCOC</sub> + (I<sub>CCOT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCOT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Clock or latch enable frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
D <sub>1</sub>	The D flip-flop data inputs.
CP	Clock Pulse for the register. Enters data on the LOW-to-HIGH transition.
O <sub>1</sub>	The register three-state outputs.
OE	Output Control. An active-LOW three-state control used to enable the outputs. A HIGH level input forces the outputs to the high impedance (off) state.

**TRUTH TABLE**

FUNCTION	INPUTS			OUTPUTS	INTERNAL
	OE	CLOCK	D <sub>1</sub>	O <sub>1</sub>	Q <sub>1</sub>
Hi-Z	H	L	X	Z	NC
	H	H	X	Z	NC
LOAD REGISTER	L		L	L	L
	L		H	H	H
	H		L	Z	L
	H		H	Z	H

- H = HIGH
- L = LOW
- X = Don't Care
- Z = High Impedance
- = LOW-to-HIGH transition
- NC = No Change

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to O <sub>N</sub>	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500 Ω	10.0	3.0	16.0	3.0	18.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		11.0	5.0	18.0	5.0	20.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		9.0	2.0	18.0	2.0	24.0	ns
t <sub>s</sub>	Setup Time HIGH or LOW D <sub>N</sub> to CP		2.0	10.0	—	10.0	—	ns
t <sub>h</sub>	Hold Time HIGH or LOW D <sub>N</sub> to CP		0.5	3.0	—	4.0	—	ns
t <sub>w</sub>	CP Pulse Width HIGH or LOW		10.0	14.0	—	16.5	—	ns



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS OCTAL D FLIP-FLOP WITH CLOCK ENABLE

## IDT54/74AHCT377


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical clock to output
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Octal D flip-flop with clock enable
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT377 are octal D flip-flops built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74AHCT377 have eight edge-triggered, D-type flip-flops with individual D inputs and O outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable ( $\overline{\text{CE}}$ ) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's O output. The  $\overline{\text{CE}}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

### PIN CONFIGURATIONS



SSDFCT377-001

DIP  
TOP VIEW




SSDFCT377-002

LCC  
TOP VIEW

MEMORY INTERFACE

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT377-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

© 1985 Integrated Device Technology, Inc.

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -1.0mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
I <sub>CCOC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0	—	0.001	2.0	mA	

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>	—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/ MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
		V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	3.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Clock or latch enable frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
CE	Clock Enable (Active LOW)
O <sub>0</sub> -O <sub>7</sub>	Data Outputs
CP	Clock Pulse Input

**TRUTH TABLE**

OPERATING MODE	INPUTS			OUTPUTS
	CP	CE	D <sub>N</sub>	O <sub>N</sub>
Load "1"	↑	l	h	H
Load "0"	↑	l	l	L
Hold (Do Nothing)	↑ X	h H	X X	No Change No Change

- H = HIGH Voltage Level  
 h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
 L = LOW Voltage Level  
 l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition  
 X = Immaterial  
 ↑ = LOW-to-HIGH Clock Transition

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to O <sub>N</sub>	C <sub>L</sub> = 50pf R <sub>L</sub> = 500Ω	10.0	—	—	—	—	ns
t <sub>S</sub>	Set Up Time HIGH or LOW D <sub>N</sub> to CP		5.0	—	—	—	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW D <sub>N</sub> to CP		2.0	—	—	—	—	ns
t <sub>S</sub>	Set Up Time HIGH or LOW CE to CP		5.0	—	—	—	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW CE to CP		2.0	—	—	—	—	ns
t <sub>w</sub>	Clock Pulse Width, LOW		7.0	—	—	—	—	ns

MEMORY INTERFACE



Integrated Device Technology, Inc.

# HIGH-SPEED CMOS 8-BIT IDENTITY COMPARATOR

## IDT54/74AHCT521


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 9ns typical propagation delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- 8-bit identity comparator
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT521 are 8-bit identity comparators built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The device compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input  $\bar{I}_{A=B}$  also serves as an active LOW enable input.

### PIN CONFIGURATIONS



SSDAHCT521-001


DIP TOP VIEW



SSDAHCT521-002

LCC TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT521-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

© 1985 Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATING<sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified:

T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = 5.0V ± 5%	Min. = 4.75V	Max. = 5.25V (Commercial)	V <sub>LC</sub> = 0.2V
T <sub>A</sub> = -55°C to +125°C	V <sub>CC</sub> = 5.0V ± 10%	Min. = 4.50V	Max. = 5.50V (Military)	V <sub>HC</sub> = V <sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>sc</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -200μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$I_{CCQC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}$ $V_{HC} \leq V_{IN} \leq V_{LC}$ $f = 0$	—	0.001	2.0	mA	
$I_{CCQT}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.0	mA	
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open One Input Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	—	mA/ MHz
$I_{CC}$	Total Power Supply Current	$V_{CC} = \text{Max.}$ $f = 1 \text{ MHz}$ Outputs Open One Input Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	—	mA
			$V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.65	—	

## NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $+25^\circ \text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4 \text{ V}$ ); all other inputs at  $V_{CC}$  or GND.

## DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$A_0$ - $A_7$	Word A inputs
$B_0$ - $B_7$	Word B inputs
$\overline{I}_{A=B}$	Expansion or Enable Input (Active LOW)
$\overline{O}_{A=B}$	Identity Output (Active Low)

## TRUTH TABLE

INPUTS		OUTPUT
$\overline{I}_{A=B}$	A, B	$\overline{O}_{A=B}$
L	$A = B^*$	L
L	$A \neq B$	H
H	$A = B^*$	H
H	$A \neq B$	H

H = HIGH Voltage Level

L = LOW Voltage Level

\* $A_0 = B_0$ ,  $A_1 = B_1$ ,  $A_2 = B_2$ , etc.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_N$ or $B_N$ to $\overline{O}_{A=B}$	$C_L = 50 \text{ pf}$ $R_L = 500 \Omega$	9.0	—	—	—	—	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$		5.0	—	—	—	—	ns





Integrated Device Technology, Inc.

# HIGH-SPEED CMOS OCTAL TRANSPARENT LATCH (3-STATE)

## IDT54/74AHCT533


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 11ns typical clock to output
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu$  max.)
- Octal transparent latch with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT533 are octal transparent latches built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. The IDT54/74AHCT533 consist of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state.

### PIN CONFIGURATIONS



SSDFCT533-001


DIP  
TOP VIEW



SSDFCT533-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDAHCT533-003

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$I_{OUT}$	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

$T_A = 0^\circ\text{C to } +70^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 5\%$       Min. = 4.75V      Max. = 5.25V (Commercial)       $V_{LC} = 0.2\text{V}$   
 $T_A = -55^\circ\text{C to } +125^\circ\text{C}$        $V_{CC} = 5.0\text{V} \pm 10\%$       Min. = 4.50V      Max. = 5.50V (Military)       $V_{HC} = V_{CC} - 0.2\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-100	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -150\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -1.0\text{mA MIL}$	2.4	4.3		—
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 14\text{mA MIL}$	—	—		0.4
		$I_{OL} = 24\text{mA COM}$	—	—	0.5		

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-10	μA
			V <sub>O</sub> = 2.4V	—	—	10	
I <sub>CCOC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCOT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.3	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	4.3	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCOC</sub> + (I<sub>CCOT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f/2 × N) + (I<sub>CCOT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Clock or latch enable frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V)  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V)

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input (Active HIGH)
OE	Output Enable Input (Active LOW)
O <sub>0</sub> -O <sub>7</sub>	Complementary 3-State Outputs

**TRUTH TABLE**

INPUTS		OUTPUTS	
D <sub>N</sub>	LE	OE	O <sub>N</sub>
H	H	L	L
L	H	L	H
X	X	H	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 Z = HIGH Impedance

**MEMORY INTERFACE**

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>N</sub> to O <sub>N</sub>	C <sub>L</sub> = 50pf R <sub>L</sub> = 500Ω	11.0	4.0	19.0	4.0	24.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		15.0	4.0	18.0	4.0	20.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		11.0	2.0	16.0	2.0	22.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to O <sub>N</sub>		15.0	4.0	23.0	4.0	28.0	ns
t <sub>S</sub>	Set Up Time HIGH or LOW D <sub>N</sub> to LE		7.0	15.0	—	15.0	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW D <sub>N</sub> to LE		5.0	7.0	—	7.0	—	ns
t <sub>w</sub>	LE Pulse Width HIGH or LOW		7.0	15.0	—	15.0	—	ns



Integrated Device Technology Inc

# HIGH-SPEED CMOS OCTAL D FLIP-FLOP (3-STATE)

## IDT54/74AHCT534


### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns typical clock to output
- $I_{OL} = 14mA$  over full military temperature range
- CMOS power levels (5 $\mu$ W typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS (5 $\mu$ A max.)
- Octal D flip-flop with 3-state output
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC

### DESCRIPTION:


The IDT54/74AHCT534 are octal D flip-flops built using advanced CEMOS™ II, a dual metal 1.5 $\mu$ m CMOS technology. The IDT54/74FCT534 are high-speed, low-power octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{OE}$ ) are common to all flip-flops.

### PIN CONFIGURATIONS



SSDFCT534-001


DIP  
TOP VIEW



SSDFCT534-002

LCC  
TOP VIEW

### FUNCTIONAL BLOCK DIAGRAM



SSDFCT534-003

CEMOS is a trademark of Integrated Device Technology, Inc

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +155	°C
$I_{OUT}$	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified: $T_A = 0^\circ\text{C to } +70^\circ\text{C}$  $V_{CC} = 5.0\text{V} \pm 5\%$ 

Min. = 4.75V

Max. = 5.25V (Commercial)

 $V_{LC} = 0.2\text{V}$  $T_A = -55^\circ\text{C to } +125^\circ\text{C}$  $V_{CC} = 5.0\text{V} \pm 10\%$ 

Min. = 4.50V

Max. = 5.50V (Military)

 $V_{HC} = V_{CC} - 0.2\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$	—	—	5	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$	—	—	-5	$\mu\text{A}$	
$I_{SC}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$	-60	-100	—	mA	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -150\mu\text{A}$	$V_{HC}$	$V_{CC}$		—
			$I_{OH} = -1.0\text{mA MIL}$	2.4	4.3		—
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3\text{V}, V_{IN} = V_{LC} \text{ or } V_{HC}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 300\mu\text{A}$	—	GND		$V_{LC}$
			$I_{OL} = 14\text{mA MIL}$	—	—		0.4
$I_{OZ}$	Off State (High Impedance) Output Current	$V_{CC} = \text{Max.}$	$V_O = 0.4\text{V}$	—	—	-10	$\mu\text{A}$
			$V_O = 2.4\text{V}$	—	—	10	
$I_{CCOC}$	Quiescent Power Supply Current (CMOS Inputs)	$V_{CC} = \text{Max.}, V_{HC} \leq V_{IN} \leq V_{LC}, f = 0$	—	0.001	2.0	mA	

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$I_{CCQ}$	Quiescent Power Supply Current (TTL Inputs)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.5	2.0	mA	
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	0.3 mA/ MHz	
$I_{CC}$	Total Power Supply <sup>(5)</sup> Current	$V_{CC} = \text{Max.}$ $f = 1 \text{ MHz}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{HC} \leq V_{IN} \leq V_{LC}$	—	0.15	2.3	mA
			$V_{IN} = 3.4 \text{ V}^{(4)}$	—	0.65	4.3	





**NOTES:**


- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input ( $V_{IN} = 3.4\text{V}$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{CCQ} + (I_{CCQ} \times N_T) + (I_{CCD} \times f/2 \times N) + (I_{CCQ} \times D \times N_D)$   
 $N$  = Total number of inputs toggling.  
 $f$  = Clock or latch enable frequency in MHz.  
 $D$  = Percent high duty cycle.  
 $N_T$  = Number of TTL statically driven inputs ( $V_{IN} = 3.4\text{V}$ )  
 $N_D$  = Number of TTL dynamically driven inputs ( $V_{IN} = 3.4\text{V}$ )

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
$D_0\text{-}D_7$	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
$\overline{OE}$	3-State Output Enable Input (Active LOW)
$\overline{O}_0\text{-}\overline{O}_7$	Complementary 3-State Outputs

**TRUTH TABLE**

FUNCTION	INPUTS			OUTPUTS	INTERNAL
	$\overline{OE}$	CP	$D_i$	$\overline{O}_N$	$Q_i$
Hi-Z	H	L	X	Z	NC
	H	H	X	Z	NC
LOAD REGISTER	L		L	H	H
	L		H	L	L
	H		L	Z	H
	H		H	Z	L

- H = HIGH
- L = LOW
- X = Don't Care
- Z = High Impedance
-  = LOW-to-HIGH transition
- NC = No Change

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $\overline{O}_N$	$C_L = 50 \text{ pf}$ $R_L = 500\Omega$	10.0	3.0	16.0	3.0	18.0	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time		11.0	5.0	18.0	5.0	20.0	ns
$t_{HZ}$ $t_{LZ}$	Output Disable Time		11.0	2.0	14.0	2.0	16.0	ns
$t_s$	Set Up Time HIGH or LOW $D_N$ to CP		2.0	10.0	—	10.0	—	ns
$t_H$	Hold Time HIGH or LOW $D_N$ to CP		0.5	3.0	—	4.0	—	ns
$t_w$	CP Pulse Width HIGH or LOW		7.0	14.0	—	16.0	—	ns



Integrated Device Technology Inc.

# HIGH-SPEED CMOS OCTAL INVERTING BUFFER TRANSCEIVER

## IDT54/74AHCT640



### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 10ns data to output
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Inverting buffer transceiver
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


### DESCRIPTION:

The IDT54/74AHCT640 are 8-bit inverting buffer transceivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (T/R) input. The enable input ( $\overline{OE}$ ) can be used to disable the device so the buses are effectively isolated.

### PIN CONFIGURATIONS



### FUNCTIONAL BLOCK DIAGRAM



MEMORY INTERFACE

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
		I <sub>OL</sub> = 24mA COM	—	—	0.5		



**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-15	μA
			V <sub>O</sub> = 2.4V	—	—	15	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/ MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 10 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	1.5	4.5	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	2.0	5.5	
V <sub>+</sub> - V <sub>-</sub>	Hysteresis	OE and all D Inputs		—	0.2	—	V

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
OE	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-State Outputs

**FUNCTION TABLE**

INPUTS		OPERATION
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Isolation

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B or B to A	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500 Ω	10.0	2.0	11.0	2.0	14.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		15.0	5.0	24.0	5.0	27.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		12.0	2.0	15.0	2.0	20.0	ns

MEMORY INTERFACE



Integrated Device Technology Inc.

# HIGH-SPEED CMOS NON-INVERTING BUFFER TRANSCEIVER

## IDT54/74AHCT645



### FEATURES:

- Equivalent to ALS speeds and output drive over full temperature and voltage supply extremes
- 8ns typical data to output delay
- $I_{OL} = 14\text{mA}$  over full military temperature range
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than ALS ( $5\mu\text{A}$  max.)
- Non-inverting buffer transceiver
- 100% product assurance screening to MIL-STD-883, Class B is available
- JEDEC standard pinout for DIP and LCC


### DESCRIPTION:

The IDT54/74AHCT645 are 8-bit non-inverting buffer transceivers built using advanced CEMOS™ II, a dual metal  $1.5\mu\text{m}$  CMOS technology. These non-inverting buffer transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction control ( $T/\bar{R}$ ) input. The enable input ( $\bar{O}\bar{E}$ ) can be used to disable the device so the buses are effectively isolated.

### PIN CONFIGURATIONS



### FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

**ABSOLUTE MAXIMUM RATING(1)**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE** Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)      V<sub>LC</sub> = 0.2V  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)      V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS(1)	MIN.	TYP.(2)	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current (Except I/O Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA	
I <sub>IL</sub>	Input LOW Current (Except I/O Pins)	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA	
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max.(3)	-60	-100	—	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	—	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -150μA	V <sub>HC</sub>	V <sub>CC</sub>		—
			I <sub>OH</sub> = -12mA MIL	2.4	4.3		—
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	—	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	—	GND		V <sub>LC</sub>
			I <sub>OL</sub> = 14mA MIL	—	—		0.4
			I <sub>OL</sub> = 24mA COM	—	—		0.5

MEMORY INTERFACE

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Cont'd)**

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
I <sub>oz</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = 0.4V	—	—	-15	μA
			V <sub>O</sub> = 2.4V	—	—	15	
I <sub>CCQC</sub>	Quiescent Power Supply Current (CMOS Inputs)	V <sub>CC</sub> = Max. V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub> f = 0		—	0.001	2.0	mA
I <sub>CCQT</sub>	Quiescent Power Supply Current (TTL Inputs)	V <sub>CC</sub> = Max. V <sub>IN</sub> = 3.4 V <sup>(4)</sup>		—	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current	V <sub>CC</sub> = Max. Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	0.25	mA/MHz
I <sub>CC</sub>	Total Power Supply <sup>(5)</sup> Current	V <sub>CC</sub> = Max. f = 1 MHz Outputs Open OE = GND One Bit Toggling 50% Duty Cycle	V <sub>HC</sub> ≤ V <sub>IN</sub> ≤ V <sub>LC</sub>	—	0.15	2.3	mA
			V <sub>IN</sub> = 3.4V <sup>(4)</sup>	—	0.65	3.3	
V <sub>+</sub> - V <sub>-</sub>	Hysteresis	OE and all Data Inputs		—	0.2	—	V

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- I<sub>CC</sub> = I<sub>CCQC</sub> + (I<sub>CCQT</sub> × N<sub>T</sub>) + (I<sub>CCD</sub> × f × N) + (I<sub>CCQT</sub> × D × N<sub>D</sub>)  
 N = Total number of inputs toggling.  
 f = Frequency in MHz.  
 D = Percent high duty cycle.  
 N<sub>T</sub> = Number of TTL statically driven inputs (V<sub>IN</sub> = 3.4V).  
 N<sub>D</sub> = Number of TTL dynamically driven inputs (V<sub>IN</sub> = 3.4V).

**DEFINITION OF FUNCTIONAL TERMS**

PIN NAMES	DESCRIPTION
OE T/R	Output Enable Input (Active LOW) Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-State Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-State Outputs

**FUNCTION TABLE**

INPUTS		OPERATION
OE	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Isolation


**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

SYMBOL	PARAMETER	CONDITION	TYPICAL	COMMERCIAL		MILITARY		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B B to A	C <sub>L</sub> = 50 pf R <sub>L</sub> = 500Ω	8.0	3.0	10.0	3.0	15.0	ns
t <sub>ZH</sub> t <sub>ZL</sub>	Output Enable Time		15.0	5.0	20.0	5.0	25.0	ns
t <sub>HZ</sub> t <sub>LZ</sub>	Output Disable Time		11.0	2.0	15.0	2.0	18.0	ns
t <sub>DLH</sub> t <sub>DHL</sub>	Propagation Delay T/R to A or B*		15.0	—	—	—	—	ns

\*Guaranteed by Design

# TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR THREE-STATE OUTPUTS



SSDAHCT645-004

## SWITCH POSITION

TEST	SWITCH
$t_{LZ}$	Closed
$t_{ZL}$	Closed
All Other	Open


## DEFINITIONS

$R_L$  = Load resistor: see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance: see AC CHARACTERISTICS for value.


$R_T$  = Termination should be equal to  $Z_{OUT}$  of pulse generators.

## SET-UP, HOLD, AND RELEASE TIMES




SSDAHCT645-005

## PULSE WIDTH




SSDAHCT645-007

## PROPAGATION DELAY



SSDAHCT645-006

## ENABLE AND DISABLE TIMES



SSDAHCT645-008

## NOTES:


1. Diagram shown for input Control Enable-LOW and Input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq 10$  MHz,  $Z_O = 50\Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.



---

# HIGH-SPEED CMOS SUBSYSTEMS PRODUCTS

<b>CONTENTS</b>	<b>PAGE</b>
Subsystems Family Tree .....	4-2
IDT7M164 64K (64Kx1) Static RAMPAK .....	4-3
IDT7M464/8M464 64K (16Kx4) Static RAMPAK .....	4-8
IDT7M864/8M864 64K (8K x 8) Static RAMPAK .....	4-13
IDT7M856 256K (32Kx8) Static RAMPAK .....	4-18
IDT7M656 256K (16Kx16, 32Kx8 or 64Kx4) Static RAMPAK .....	4-24
IDT7M812/912 512K (64Kx8 or 64Kx9) Static RAMPAK .....	4-30
IDT7M624 Megabit (64Kx16, 128Kx8 or 256Kx4) Static RAMPAK .....	4-31
IDT7M134/135 128K (8Kx8 & 16Kx8) Dual Port RAM Module .....	4-32
IDT7M203/204 (2Kx9 & 4Kx9) Parallel In-Out FIFO Module .....	4-34




SUBSYSTEMS



Integrated  
Device  
Technology, Inc.

# LEADING THE CMOS FUTURE

## SUBSYSTEM MODULES







Integrated Device Technology Inc.

# 64K (64K x 1) CMOS STATIC RAMPAK

# IDT7M164


## FEATURES:

- 65,536x1 bit static RAM module complete with decoder and decoupling capacitor
- High-speed 60 (commercial only)/70/85/100ns (equal access and cycle times)
- Low power consumption, 250mW typically
- Offered in a 22 pin, 300 mil center sidebrase DIP
- Pin compatible with proposed monolithics
- Utilizes IDT6167s — high performance 16K RAMs produced with advanced CEMOS™I technology
- CEMOS I process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5V (+10%) power supply
- Input and output directly TTL-compatible
- Static operation: no clock or refresh required
- Military modules available with semiconductor components 100% screened to MIL-STD-883 Class B

## DESCRIPTION:

The IDT7M164 is a 64K (65,536x1 bit) high speed static RAM constructed on a ceramic substrate using 4 IDT6167 (16Kx1) static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic 64Kx1 static RAM is achieved by utilization of an on-board decoder circuit that interprets the higher order addresses  $A_{14}$  and  $A_{15}$  to select one of the four 16Kx1 RAMs. Extremely fast speeds can be achieved with this technique due to use of the IDT6167, fabricated in IDT's high performance, high-reliability technology — CEMOS™I. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 16K static RAMs available.

## 64K RAMPAK




The IDT7M164 is available with access times as fast as 60ns for commercial and 70ns for military temperature ranges, with maximum power consumption of only 605mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, a standby mode as long as this condition is held. In the standby mode, the module typically consumes less than 100 mW. Substantially lower power levels can be achieved in the  $ISB_1$  mode (less than 50  $\mu$ W typ.) and 2V data retention mode (less than 4  $\mu$ W typ.) - see "DC Characteristics" and "Data Retention Characteristics" for details.

The IDT7M164 is offered in a space saving 22-pin, 300 mil pin center package, providing equivalent pinout to the proposed monolithic 64Kx1 static RAMs.

All inputs and outputs of the IDT7M164 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Full asynchronous circuitry is used, requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

All IDT module semiconductor components are processed in compliance to the test methods of MIL-STD-883, as shown on back of data sheet, making them ideally suited for applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



IDT7M164  
TOP VIEW


## PIN NAMES

$A_0$ - $A_{15}$	ADDRESS	$\overline{WE}$	WRITE ENABLE
$D_{IN}$	DATA INPUT	$D_O$	DATA OUTPUT
$\overline{CS}$	CHIP SELECT	GND	GROUND
$V_{CC}$	POWER		

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

## FUNCTIONAL BLOCK DIAGRAM



SUBSYSTEMS

**RECOMMENDED DC OPERATING CONDITIONS**

( $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

**TRUTH TABLE**

MODE	$\overline{\text{CS}}$	$\overline{\text{WE}}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D Out	Active
Write	L	L	High Z	Active

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	3.5	6.0	V
$V_{IL}$	Input Low Voltage	-0.5 *	—	+0.8	V

\* $V_{IL}$  min = -1.0V for pulse width less than 20ns.

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7M164			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	
$ I_{LI} $	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V$ to $V_{CC}$	—	—	15	$\mu\text{A}$
$ I_{LO} $	Output Leakage Current	$\overline{\text{CS}} = V_{IH}, V_{OUT} = 0V$ to $V_{CC}$	—	—	15	$\mu\text{A}$
$I_{CC1}$	Operating Power Supply Current	$\overline{\text{CS}} = V_{IL}$ , Output Open	—	50	110	mA
$I_{CC2}$	Dynamic Operating Current	Min. Duty Cycle = 100%	—	50	110	mA
$I_{SB}$	Standby Power Supply Current	$\overline{\text{CS}} \geq V_{IH}$	—	20	80	mA
$I_{SB1}$	Full Standby Power Supply Current	$\overline{\text{CS}} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	0.008	3.6 <sup>(2)</sup>	mA
$V_{OL}$	Output Low Voltage	$I_{OL} = 8\text{mA}$	—	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4\text{mA}$	2.4	—	—	V

- $V_{CC} = 5V, T_A = 25^\circ\text{C}$
- $I_{SB}$  max at commercial temperature = 1.0 mA

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	$^\circ\text{C}$
$T_{BIAS}$	Temperature Under Bias	-10 to +85	-65 to +135	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +150	$^\circ\text{C}$
$P_T$	Power Dissipation	4.0	4.0	W
$I_{OUT}$	DC Output Current	50	50	mA

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ , and  $t_{OW}$ )

\*Including scope and jig.

**CAPACITANCE** ( $T_A = 25^\circ\text{C}, f = 1.0\text{MHz}$ )


SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	35	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	40	pF

NOTE: This parameter is sampled and not 100% tested.


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7M164L60 COMMERCIAL ONLY		IDT7M164L70		IDT7M164L85		IDT7M164L100		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	60	—	70	—	85	—	100	—	ns
$t_{AA}$	Address Access Time	—	60	—	70	—	85	—	100	ns
$t_{ACS}$	Chip Select Access Time	—	60	—	70	—	85	—	100	ns
$t_{OH}$	Output Hold from Address Change	10	—	10	—	10	—	10	—	ns
$t_{LZ}$	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{HZ}$	Chip Deselection to Output in High Z	0	50	0	55	0	60	0	70	ns
$t_{PU}$	Chip Selection to Power Up Time	15	—	15	—	20	—	30	—	ns
$t_{PD}$	Chip Deselection to Power Down Time	—	60	—	70	—	85	—	100	ns
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	60	—	70	—	85	—	100	—	ns
$t_{CW}$	Chip Selection to End of Write	55	—	65	—	75	—	80	—	ns
$t_{AW}$	Address Valid to End of Write	55	—	65	—	75	—	80	—	ns
$t_{AS}$	Address Setup Time	15	—	20	—	20	—	25	—	ns
$t_{WP}$	Write Pulse Width	35	—	40	—	45	—	45	—	ns
$t_{WRW}$	Write Recovery Time WE Controlled	0	—	0	—	0	—	0	—	ns
$t_{WRC}$	Write Recovery Time CS Controlled	15	—	25	—	25	—	25	—	ns
$t_{DW}$	Data Valid to End of Write	25	—	25	—	30	—	30	—	ns
$t_{DHW}$	Data Hold Time WE Controlled	0	—	0	—	0	—	0	—	ns
$t_{DHC}$	Data Hold Time CS Controlled	15	—	25	—	25	—	25	—	ns
$t_{WZ}$	Write Enable to Output in High Z	0	30	0	40	0	40	0	40	ns
$t_{OW}$	Output Active from End of Write	0	—	0	—	0	—	0	—	ns

**TIMING WAVEFORM OF READ CYCLE NO. 1** <sup>(1,2)</sup>




**TIMING WAVEFORM OF READ CYCLE NO. 2** <sup>(1,3)</sup>




- NOTES:
- $\overline{WE}$  is high for READ cycle.
  - $\overline{CS}$  is low for READ cycle.
  - Address valid prior to or coincident with  $\overline{CS}$  transition low.
  - Transition is measured  $\pm 500mV$  from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
  - All READ cycle timings are referenced from the last valid address to the first transitioning address.
  - For any given speed grade, operating voltage, and temperature,  $t_{HZ}$  will be less than or equal to  $t_{LZ}$ .

SUBSYSTEMS

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>(1)</sup>**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>(1)</sup>**




- NOTES: 1.  $\overline{WE}$  or  $\overline{CS}$  must be high during address transitions.  
 2. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 3. Transition is measured  $\pm 100mV$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS ( $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )**








SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>	MAX. COMM.	MAX. MIL.	UNIT
$V_{DR}$	$V_{CC}$ for Data Retention		2.0	—	—	—	V
$I_{CCDR}$	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	2.0 <sup>(2)</sup>	300 <sup>(2)</sup>	1200	$\mu A$
$t_{CDR}$	Chip Deselect to Data Retention Time		—	4.0 <sup>(3)</sup>	450 <sup>(3)</sup>	1800	ns
$t_R$	Operation Recovery Time		0	—	—	—	ns
			$t_{RC}^{(4)}$	—	—	—	ns

- NOTES: 1.  $T_A = 25^\circ C$       3. at  $V_{CC} = 3V$   
 2. at  $V_{CC} = 2V$       4.  $t_{RC}$  = Read Cycle Time

**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**



**NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS**



**SUBSYSTEMS**



Integrated Device Technology Inc.

# 64K (16K x 4) CMOS STATIC RAMPAK

# IDT7M464 IDT8M464


## FEATURES:

- IDT7M464 equivalent to JEDEC standard 16Kx4 monolithic RAM
- 65,536 bit CMOS static RAM module with decoupling capacitor
- High-speed: 55/65/85ns max. commercial  
65/85/100ns max. military
- Low power consumption: 1.1W max.
- IDT7M464 pinout identical to proposed monolithic 16Kx4 static RAMs
- IDT8M464 package options reduces overall height
- Utilizes IDT6167s — high performance 16K RAMs produced with advanced CEMOS™I technology
- CEMOS I process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5V ( $\pm 10\%$ ) power supply
- Input and output directly TTL-compatible
- Military modules available with semiconductor components 100% screened to Mil-STD-883 class B.

## DESCRIPTION:

The IDT7M464/IDT8M464 are 64K (16,384 x 4 bit) high speed CMOS static RAMs constructed on ceramic substrates using 4 IDT6167 (16,384 x 1 bit) CMOS static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic 16Kx4 static RAMs is achieved by utilization of tungsten traces with the substrate to connect the four 16K RAMs in a 16Kx4 configuration. Extremely fast speeds can be achieved with this technique due to use of the IDT6167, fabricated in IDT's high-performance, high-reliability technology — CEMOS™I. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 16K static RAMs available.

## 64K RAMPAK




The IDT7M464/IDT8M464 are available with access times as fast as 55ns for commercial and 65ns for military temperature ranges, with maximum power consumption of only 1.1 watt. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to, and remain in, a standby mode as long as  $\overline{CS}$  remains high, consuming only 440mW maximum. Substantially lower power levels can be achieved in the  $I_{SB1}$  mode (less than 20mW max.) and 2V data retention mode (less than 3mW max.) — see "DC Characteristics" and "Data Retention Characteristics" for details.

The IDT7M464 is offered in a space saving 22-pin, 300 mil pin center package, providing equivalent pinout to the proposed monolithic 16Kx4 static RAMs. The IDT8M464 is offered in a 22-pin, 400 mil pin center package reducing overall package height.

All inputs and outputs of the IDT7M464/IDT8M464 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Full asynchronous circuitry is used, requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

All IDT module semiconductor components are processed in compliance to the test methods of MIL-STD-883, as shown on back of data sheet, making them ideally suited for applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION




IDT7M464/IDT8M464  
TOP VIEW

## PIN NAMES

$A_0-A_{13}$	ADDRESS	$\overline{WE}$	WRITE ENABLE
$I/O_1-I/O_4$	DATA INPUT/OUTPUT	$V_{CC}$	POWER
$\overline{CS}$	CHIP SELECT	GND	GROUND

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D Out	Active
Write	L	L	High Z	Active

**RECOMMENDED DC OPERATING CONDITIONS**

( $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	—	6.0	V
$V_{IL}$	Input Low Voltage	-0.5*	—	0.8	V

\* $V_{IL}$  min = 1.0V for pulse width less than 20ns.

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7M464			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	
$ I_{LI} $	Input Leakage Current	$V_{CC} = 5.5V$ , $V_{IN} = 0V$ to $V_{CC}$	—	—	15	$\mu\text{A}$
$ I_{LO} $	Output Leakage Current	$\overline{CS} = V_{IH}$ , $V_{OUT} = 0V$ to $V_{CC}$	—	—	15	$\mu\text{A}$
$I_{CC1}$	Operating Power Supply Current	$\overline{CS} = V_{IL}$ , Output Open	—	100	200	mA
$I_{CC2}$	Dynamic Operating Current	Min. Duty Cycle = 100%	—	100	200	mA
$I_{SB}$	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$	—	20	80	mA
$I_{SB1}$	Full Standby Power Supply Current	$\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	.008	3.6 <sup>(2)</sup>	mA
$V_{OL}$	Output Low Voltage	$I_{OL} = 8\text{mA}$	—	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4\text{mA}$	2.4	—	—	V

- $V_{CC} = 5V$ ,  $T_A = 25^\circ\text{C}$
- $I_{SB1}$  max at commercial temperature = 1.0 mA

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	$^\circ\text{C}$
$T_{BIAS}$	Temperature Under Bias	-10 to +85	-65 to +135	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +150	$^\circ\text{C}$
$P_T$	Power Dissipation	4.0	4.0	W
$I_{OUT}$	DC Output Current	50	50	mA

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for  $t_{H2}$ ,  $t_{L2}$ ,  $t_{w2}$ , and  $t_{ow}$ )

\*Including scope and jig.

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )



SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	30	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	22	pF

NOTE: This parameter is sampled and not 100% tested.

SUBSYSTEMS

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )


SYMBOL	PARAMETER	7M464S55 COMMERCIAL ONLY		7M464S65		7M464S85		7M464S100 MILITARY ONLY		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	55	—	65	—	85	—	100	—	ns
$t_{AA}$	Address Access Time	—	55	—	65	—	85	—	100	ns
$t_{ACS}$	Chip Select Access Time	—	55	—	65	—	85	—	100	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{LZ}$	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{HZ}$	Chip Deselection to Output in High Z	0	40	0	40	0	50	0	50	ns
$t_{PU}$	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}$	Chip Deselection to Power Down Time	—	55	—	65	—	85	—	100	ns
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	55	—	65	—	85	—	100	—	ns
$t_{CW}$	Chip Selection to End of Write	45	—	55	—	65	—	80	—	ns
$t_{AW}$	Address Valid to End of Write	45	—	55	—	65	—	80	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	35	—	40	—	45	—	55	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	25	—	30	—	35	—	40	—	ns
$t_{DH}$	Data Hold Time	0	—	0	—	0	—	0	—	ns
$t_{WZ}$	Write Enable to Output in High Z	0	40	0	40	0	50	0	50	ns
$t_{OW}$	Output Active from End of Write	0	—	0	—	0	—	0	—	ns

**TIMING WAVEFORM OF READ CYCLE NO. 1**<sup>(1,2)</sup>**TIMING WAVEFORM OF READ CYCLE NO. 2**<sup>(1,3)</sup>


- NOTES:
- $\overline{WE}$  is high for READ cycle.
  - $\overline{CS}$  is low for READ cycle.
  - Address valid prior to or coincident with  $\overline{CS}$  transition low.
  - Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
  - All READ cycle timings are referenced from the last valid address to the first transitioning address.
  - For any given speed grade, operating voltage, and temperature,  $t_{HZ}$  will be less than or equal to  $t_{LZ}$ .



**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)<sup>1</sup>**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)<sup>1</sup>**




- NOTES: 1.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transitions.  
 2. If  $\overline{CS}$  goes high simultaneously with  $\overline{WE}$  high, the output remains in a high impedance state.  
 3. All write cycle timings are referenced from the last valid address to the first transitioning address.  
 4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

**LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS ( $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>	MAX. COMM.	MAX. MIL.	UNIT
$V_{DR}$	$V_{CC}$ for Data Retention		2.0	—	—	—	V
$I_{CCDR}$	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $\leq 0.2\text{V}$	—	2.0 <sup>(2)</sup>	250 <sup>(2)</sup>	1200	$\mu\text{A}$
$t_{CDR}$	Chip Deselect to Data Retention Time		0	—	—	—	ns
$t_R$	Operation Recovery Time		$t_{RC}$ <sup>(4)</sup>	—	—	—	ns








- NOTES: 1.  $T_A = 25^\circ\text{C}$       3. at  $V_{CC} = 3\text{V}$   
 2. at  $V_{CC} = 2\text{V}$       4.  $t_{RC}$  = Read Cycle Time

**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**



SUBSYSTEMS

**NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS**





Integrated Device Technology, Inc.


# 64K (8K x 8) CMOS STATIC RAMPAK

# IDT7M864 IDT8M864

## FEATURES:

- Equivalent to JEDEC standard 8K x 8 monolithic RAM
- 8,192 x 8 CMOS static RAM module complete with decoder and decoupling capacitor
- High-speed 65 (commercial only) 75/85/120/150/200ns (equal access and cycle times)
- Low power consumption, less than 1 watt maximum
- Two pinout options (64K EPROM & 64K static RAM)
- Utilizes IDT6116s — high performance 16K RAMs produced with advanced CEMOS™I technology
- CEMOS I process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5V (±10%) power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Military modules available with semiconductor components 100% screened to MIL-STD-883 Class B

## 64K RAMPAK



The IDT7M864/IDT8M864 are available with access times as fast as 65ns for commercial and 75ns for military temperature ranges, with maximum power consumption of only 990mW. The circuit also offers a reduced power standby mode. When  $\overline{CS}_1$  high and/or  $\overline{CS}_2$  (7M864) goes low, the circuit will automatically go to, and remain in, a standby mode as long as these conditions are held. In the standby mode, the module consumes less than 440mW. Substantially lower power levels can be achieved in the  $I_{SB1}$  mode (less than 20mW max.) and 2V data retention mode (less than 3mW max.) - see "DC Characteristics" and "Data Retention Characteristics" for details.

Pinout of the IDT8M864 is equivalent to the 64K EPROMs (no connect on pin 26), ideal for applications requiring easy micro-code changes during prototyping. The IDT7M864's pinout is compatible with monolithic 64K static RAMs ( $\overline{CS}_2$  on pin 26).


All inputs and outputs of the IDT7M864/IDT8M864 are TTL-compatible and operate from a single 5V supply, thus simplifying system designs. Full asynchronous circuitry is used, requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

All IDT module semiconductor components are processed in compliance to the test methods of MIL-STD-883, as shown on back of data sheet, making them ideally, suited for applications demanding the highest level of performance and reliability.

## DESCRIPTION:

The IDT7M864/IDT8M864 are 64K (8,192 x 8 bit) high speed static RAMs constructed on a ceramic substrate using 4 IDT6116 (2,048 x 8) static RAMs in leadless chip carriers. Functional equivalence to a monolithic 64K static RAM is achieved by utilization of an on-board decoder circuit that interprets the higher order addresses  $A_{11}$  and  $A_{12}$  to select one of the four 2Kx8 RAMs. Extremely fast speeds can be achieved with this technique due to use of the IDT6116 fabricated in IDT's high performance, high-reliability technology — CEMOS™I. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 16K static RAMs available.

## PIN CONFIGURATIONS




## PIN NAMES

$A_0$ - $A_{12}$	ADDRESS	$\overline{WE}$	WRITE ENABLE
$I/O_1$ - $I/O_8$	DATA INPUT/OUTPUT	$\overline{OE}$	OUTPUT ENABLE
$\overline{CS}_1, \overline{CS}_2$	CHIP SELECT	GND	GROUND
$V_{CC}$	POWER		

CEMOS is a trademark of Integrated Device Technology, Inc.

## FUNCTIONAL BLOCK DIAGRAM



SUBSYSTEMS

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

## TRUTH TABLE

MODE	$\overline{CS}_1$	$CS_2$	$\overline{OE}$	$\overline{WE}$	I/O OPERATION
Standby	H	X	X	X	High Z
Standby	X	L	X	X	High Z
Read	L	H	L	H	$D_{OUT}$
Read	L	H	H	H	High Z
Write	L	H	X	L	$D_{IN}$

## RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = -55^\circ\text{C to } +125^\circ\text{C and } 0^\circ\text{C to } +70^\circ\text{C})$ 

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	3.5	6.0	V
$V_{IL}$	Input Low Voltage	-0.5 *	—	.65	V
$C_L$	Output Load	—	—	100	pF
TTL	Output Load	—	—	1	—

\* $V_{IL}$  min = -1.0V for pulse width less than 20ns.DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C to } +125^\circ\text{C and } 0^\circ\text{C to } +70^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7M864/8M864			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	
$ I_{L1} $	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	—	15	$\mu\text{A}$
$ I_{LO} $	Output Leakage Current	$\overline{OE}$ or $\overline{CS}_1 \geq V_{IH}$ , or $CS_2 \leq V_{IL}$ , $V_{OUT} = 0V \text{ to } V_{CC}$	—	—	15	$\mu\text{A}$
$I_{CC}$	Operating Power Supply Current	$\overline{CS}_1 \leq V_{IL}$ , $CS_2 \geq V_{IH}$ , Output Open	—	65	180	mA
$I_{CC1}$	Dynamic Operating Current	Min. Duty Cycle = 100%	—	65	180	mA
$I_{SB}$	Standby Power Supply Current	$\overline{CS}_1 \geq V_{IH}$ , or $CS_2 \leq V_{IL}$	—	20	80	mA
$I_{SB1}$	Full Standby Power Supply Current	$\overline{CS}_1 \geq V_{CC} - 0.2V$ , and/or $CS_2 \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	.016	3.6 <sup>(2)</sup>	mA
$V_{OL}$	Output Low Voltage	$I_{OL} = 4mA$	—	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -1mA$	2.4	—	—	V

1.  $V_{CC} = 5V, T_A = 25^\circ\text{C}$ 2.  $I_{SB1}$  max at commercial temperature = 10 mAABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	$^\circ\text{C}$
$T_{BIAS}$	Temperature Under Bias	-10 to +85	-65 to +135	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +150	$^\circ\text{C}$
$P_T$	Power Dissipation	4.0	4.0	W
$I_{OUT}$	DC Output Current	50	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	10ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL Gate and $C_L = 100\text{pF}$ (including scope and jig)

CAPACITANCE ( $T_A = 25^\circ\text{C}, f = 1.0\text{MHz}$ )


SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	28	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	33	pF

NOTE: This parameter is sampled and not 100% tested.


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7M/ 8M864L65 COMMERCIAL ONLY		IDT7M/ 8M864L75		IDT7M/ 8M864L85		IDT7M/ 8M864L120		IDT7M/ 8M864L150		IDT7M/ 8M864L200		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>														
$t_{RC}$	Read Cycle Time	65	—	75	—	85	—	120	—	150	—	200	—	ns
$t_{AA}$	Address Access Time	—	65	—	75	—	85	—	120	—	150	—	200	ns
$t_{ACS}$	Chip Select Access Time	—	65	—	75	—	85	—	120	—	150	—	200	ns
$t_{CLZ}$	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
$t_{OE}$	Output Enable to Output Valid	—	50	—	55	—	65	—	65	—	80	—	100	ns
$t_{OLZ}$	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	0	—	0	—	ns
$t_{CHZ}$	Output Deselection to Output in High Z	—	40	—	50	—	55	—	70	—	70	—	80	ns
$t_{OHZ}$	Chip Disable to Output in High Z	—	30	—	35	—	40	—	40	—	40	—	50	ns
$t_{OH}$	Output Hold from Address Change	0	—	0	—	0	—	0	—	0	—	0	—	ns
<b>WRITE CYCLE</b>														
$t_{WC}$	Write Cycle Time	65	—	75	—	85	—	120	—	150	—	200	—	ns
$t_{CW}$	Chip Selection to End of Write	55	—	65	—	65	—	80	—	100	—	120	—	ns
$t_{AW}$	Address Valid to End of Write	60	—	70	—	70	—	85	—	100	—	120	—	ns
$t_{AS}$	Address Setup Time	10	—	15	—	15	—	15	—	20	—	20	—	ns
$t_{WP}$	Write Pulse Width	40	—	45	—	55	—	55	—	70	—	90	—	ns
$t_{WR}$	Write Recovery Time	5	—	5	—	10	—	10	—	10	—	10	—	ns
$t_{OHZ}$	Output Disable to Output in High Z	—	30	—	35	—	40	—	40	—	40	—	50	ns
$t_{WHZ}$	Write to Output in High Z	0	35	0	40	0	50	0	50	0	60	0	60	ns
$t_{DW}$	Data to Write Time Overlap	25	—	30	—	30	—	30	—	35	—	40	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	10	—	10	—	10	—	10	—	10	—	ns
$t_{OW}$	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	5	—	ns


**TIMING WAVEFORM OF READ CYCLE NO. 1** (1,2,4)



**TIMING WAVEFORM OF READ CYCLE NO. 2** (1,3)




**TIMING WAVEFORM OF READ CYCLE NO. 3** (1,3,4)




- NOTES: 1.  $\overline{WE}$  is high for READ cycle.  
 2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$  (7M864 only).  
 3. Address valid prior to or coincident with  $\overline{CS}_1$  transition low,  $CS_2$  transition high (7M864 only).  
 4.  $\overline{OE} = V_{IL}$ .  
 5. Transition is measured  $\pm 500mV$  from steady state. This parameter is sampled and not 100% tested.  
 6. For any given speed grade, operating voltage, and temperature,  $t_{CHZ}$  will be less than or equal to  $t_{CLZ}$ .

SUBSYSTEMS

**TIMING WAVEFORMS OF WRITE CYCLE 1<sup>(1)</sup>**



**WRITE CYCLE 2<sup>(1,6)</sup>**




- NOTES: 1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.  
 2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}_1$ , or high  $CS_2$  (7M864 only) and a low  $\overline{WE}$ .  
 3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}_1$  or  $\overline{WE}$  going high or  $CS_2$  going low to the end of write cycle.  
 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.  
 5. If the  $\overline{CS}_1$  low transition or  $CS_2$  high transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.  
 6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).  
 7.  $D_{OUT}$  is the same phase of write data of this write cycle.  
 8.  $D_{OUT}$  is the read data of next address.  
 9. If  $\overline{CS}_1$  is low or  $CS_2$  is high during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.  
 10. Transition is measured  $\pm 500mV$  from steady state. This parameter is sampled and not 100% tested.

**LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS ( $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>	MAX. COMM.	MAX. MIL.	UNIT
$V_{DR}$	$V_{CC}$ for Data Retention		2.0	—	—	—	V
$I_{CCDR}$	Data Retention Current	$\overline{CS}_1 \geq V_{CC} - 0.2V, CS_2 \leq 0.2V$	—	2.0 <sup>(2)</sup>	350 <sup>(2)</sup>	1200 <sup>(2)</sup>	$\mu A$
$t_{CDR}$	Chip Deselect to Data Retention Time	$V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	4.0 <sup>(3)</sup>	500 <sup>(3)</sup>	1800 <sup>(3)</sup>	ns
$t_R$	Operation Recovery Time		0	—	—	—	ns
			$t_{RC}$ <sup>(4)</sup>	—	—	—	ns








- NOTES: 1.  $T_A = 25^\circ C$  3. at  $V_{CC} = 3V$   
 2. at  $V_{CC} = 2.0V$  4.  $t_{RC}$  = Read Cycle Time

**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**



\*Low  $V_{CC}$  data retention achieved by the indicated  $\overline{CS}_1$  waveform or  $CS_2$  waveform.

**NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS**



**SUBSYSTEMS**



Integrated Device Technology, Inc.

# 256K (32K x 8 BIT) CMOS STATIC RAMPACK

**PRELIMINARY  
IDT7M856**

## FEATURES:

- High-density 256K (32K x 8) bit CMOS static RAM module
- Equivalent to JEDEC standard for future monolithic 32K x 8 static RAMs
- High-speed—60ns (max.) commercial; 75ns (max.) military
- Low power consumption; typically less than 1W operating, less than 500 $\mu$ W in standby
- Utilizes IDT7198s—high-performance 64K static RAMs produced with advanced CEMOS™ II technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in the JEDEC standard 28-pin, 600 mil wide ceramic sidebrazed DIP
- Single 5V ( $\pm 10\%$ ) power supply
- Inputs and outputs directly TTL-compatible
- RAMPACKs available with semiconductor components 100% screened to MIL-STD-883, Class B
- Finished RAMPACKs tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements

## DESCRIPTION:

The IDT7M856 is a 256K (32,768 x 8) bit high-speed static RAM constructed on a co-fired ceramic substrate using four IDT7198 (16,384 x 4) static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic 256K static RAMs is achieved by utilization of an on-board decoder used as an inverter that interprets the higher order address A<sub>14</sub> to select two of the four 16K x 4 RAMs. Extremely fast speeds can be achieved with this technique due to use of 64K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability technology, CEMOS II.


The IDT7M856 is available with maximum access times as fast as 60ns for commercial and 75ns for military temperature ranges, with maximum power consumption of only 2 watts. The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes high, the circuit will automatically go to a standby mode with maximum power consumption of 990mW. Substantially lower power levels can be achieved in a full standby mode (66mW max.)

The IDT7M856 is offered in a 28-pin, 600 mil center sidebrazed DIP. This provides four times the density of the IDT7M864 (8K x 8 module) in the same socket with only minor pin assignment changes. In addition, the JEDEC standards for 256K monolithic pinouts has been adhered to, allowing for compatibility with future monolithics.

All inputs and outputs of the IDT7M856 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

All IDT military RAMPACK semiconductor components are 100% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.


## PIN CONFIGURATION



## PIN NAMES

A <sub>0</sub> - A <sub>14</sub>	ADDRESSES
I/O <sub>1</sub> - I/O <sub>8</sub>	DATA INPUT/OUTPUT
$\overline{CS}$	CHIP SELECT
V <sub>CC</sub>	POWER
$\overline{WE}$	WRITE ENABLE
$\overline{OE}$	OUTPUT ENABLE
GND	GROUND

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

© 1985 Integrated Device Technology, Inc.



**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
P <sub>T</sub>	Power Dissipation	4.0	4.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**  
 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**  
 1. V<sub>IL</sub> min = -3.0V pulse width less than 20ns.

**DC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C and 0°C to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
I <sub>L1</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V to V <sub>CC</sub>	—	—	15	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ , V <sub>OUT</sub> = 0V to V <sub>CC</sub>	—	—	15	μA
I <sub>CC1</sub>	Operating Power Supply Current	$\overline{CS} = V_{IL}$ , Output Open	—	190	360	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle = 100%	—	190	360	mA
I <sub>SB</sub>	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$	—	90	180	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	$\overline{CS} \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or ≤ 0.2V	—	0.1	12.0	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA I <sub>OL</sub> = 8mA	—	—	0.5 0.4	V V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA	2.4	—	—	V


**NOTE:**  
 1. V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C

**LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>A</sub> = -55°C to +125°C and 0°C to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	COM'L MAX.	MIL MAX.	UNIT
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0	—	—	—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2V$	—	6.0 <sup>(2)</sup> 12.0 <sup>(3)</sup>	1000 <sup>(2)</sup> 1500 <sup>(3)</sup>	4000 <sup>(2)</sup> 6000 <sup>(3)</sup>	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or ≤ 0.2V	0	—	—	—	ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(4)</sup>	—	—	—	ns

**NOTES:**  
 1. T<sub>A</sub> = +25°C  
 2. at V<sub>CC</sub> = 2V  
 3. at V<sub>CC</sub> = 3V  
 4. t<sub>RC</sub> = Read Cycle Time

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**




SRD7198S/L-012

SUBSYSTEMS


**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2



SRD7198S/L-005

Figure 1. Output Load



SRD7198S/L-006

Figure 2. Output Load  
(for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ , and  $t_{OW}$ )

\*Including scope and jig


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7M856S60		IDT7M856S70		IDT7M856S85		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>								
$t_{RC}$	Read Cycle Time	60	—	70	—	85	—	ns
$t_{AA}$	Address Access Time	—	60	—	70	—	85	ns
$t_{ACS}$	Chip Select Access Time	—	60	—	70	—	85	ns
$t_{CLZ}$	Chip Select to Output in Low Z	5	—	5	—	5	—	ns
$t_{OE}$	Output Enable to Output Valid	—	40	—	45	—	55	ns
$t_{OLZ}$	Output Enable to Output in Low Z	5	—	5	—	5	—	ns
$t_{CHZ}$	Chip Select to Output in High Z	—	20	—	25	—	30	ns
$t_{OHZ}$	Output Disable to Output in High Z	—	20	—	25	—	30	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	ns
$t_{PU}$	Chip Selection to Power Up Time	0	—	0	—	0	—	ns
$t_{PD}$	Chip Deselection to Power Down Time	—	60	—	70	—	85	ns
<b>WRITE CYCLE</b>								
$t_{WC}$	Write Cycle Time	60	—	70	—	85	—	ns
$t_{CW}$	Chip Selection to End of Write	50	—	60	—	75	—	ns
$t_{AW}$	Address Valid to End of Write	50	—	60	—	75	—	ns
$t_{AS}$	Address Setup Time	10	—	10	—	15	—	ns
$t_{WP}$	Write Pulse Width	40	—	45	—	50	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	ns
$t_{WHZ}$	Write Enable to Output High Z	—	25	—	30	—	40	ns
$t_{DW}$	Data to Write Time Overlap	25	—	30	—	40	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	5	—	5	—	ns
$t_{OW}$	Output Active from End of Write	5	—	5	—	5	—	ns

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	IDT7M856S75		IDT7M856S90		IDT7M856S100		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>								
$t_{RC}$	Read Cycle Time	75	—	90	—	100	—	ns
$t_{AA}$	Address Access Time	—	75	—	90	—	100	ns
$t_{ACS}$	Chip Select Access Time	—	65	—	80	—	90	ns
$t_{CLZ}$	Chip Select to Output in Low Z	5	—	5	—	5	—	ns
$t_{OE}$	Output Enable to Output Valid	—	50	—	60	—	65	ns
$t_{OLZ}$	Output Enable to Output in Low Z	5	—	5	—	5	—	ns
$t_{CHZ}$	Chip Select to Output in High Z	—	30	—	35	—	40	ns
$t_{OHZ}$	Output Disable to Output in High Z	—	30	—	35	—	40	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	ns
$t_{PU}$	Chip Selection to Power Up Time	0	—	0	—	0	—	ns
$t_{PD}$	Chip Deselection to Power Down Time	—	75	—	90	—	100	ns
<b>WRITE CYCLE</b>								
$t_{WC}$	Write Cycle Time	75	—	90	—	100	—	ns
$t_{CW}$	Chip Selection to End of Write	65	—	80	—	90	—	ns
$t_{AW}$	Address Valid to End of Write	65	—	80	—	90	—	ns
$t_{AS}$	Address Setup Time	10	—	15	—	20	—	ns
$t_{WP}$	Write Pulse Width	45	—	50	—	55	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	ns
$t_{WHZ}$	Write Enable to Output High Z	—	40	—	50	—	50	ns
$t_{DW}$	Data to Write Time Overlap	35	—	45	—	45	—	ns
$t_{DH}$	Data Hold from Write Time	5	—	5	—	5	—	ns
$t_{OW}$	Output Active from End of Write	5	—	5	—	5	—	ns


**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**



SRD7198S/L-007


SUBSYSTEMS

**TIMING WAVEFORM OF READ CYCLE NO. 2(1,2,4)**



SRD7198S/L-008

**TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)**




SRD7198S/L-009

**NOTES:**


1.  $\overline{WE}$  is High for Read Cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200mV$  from steady state. This parameter is sampled and not 100% tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1(1)**



SRD7198S L-010

**TIMING WAVEFORM OF WRITE CYCLE NO. 2(1,8)**



SRD7198S/L-011

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured  $\pm 200mV$  from steady state. This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	OUTPUT	POWER
Standby	H	X	X	High Z	Standby
Read	L	L	H	$D_{OUT}$	Active
Read	L	H	H	High Z	Active
Write	L	X	L	$D_{IN}$	Active

**CAPACITANCE** ( $T_A = 25^\circ C, f = 1.0MHz$ )

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	35	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	26	pF

**NOTE:**

1. This parameter is sampled and not 100% tested.



Integrated Device Technology Inc

# 256K CMOS STATIC RAMPAK

# IDT7M656

## FEATURES:

- High-density 256K-bit CMOS static RAM Module
- Customer-configured to 16Kx16, 32Kx8 or 64Kx4
- Fast access times
  - Commercial - 55ns
  - Military - 65ns
- Low power consumption
  - Active: 2W (typ.) (in 16Kx16 organization)
  - Standby: 0.16mW (typ.)
- Utilizes 16 IDT6167s - high-performance 16Kx1 CMOS static RAMs produced with IDT's advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high reliability vapor phase solder reflow process
- Offered in 40-pin, 900 mil center sidebraze DIP, achieving very high memory density
- Single 5V (±10%) power supply
- Dual V<sub>CC</sub> and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- RAMPAKs available with components 100% screened to MIL-STD-883 Class B

## DESCRIPTION:

The IDT7M656 is a 256K-bit high-speed CMOS static RAM constructed on a multilayered ceramic substrate using 16 IDT6167 (16Kx1) static RAMs in leadless chip carriers. Making 4 chip select lines available (one for each group of 4 RAMs) allows the user to configure the memory into a 16Kx16, 32Kx8 or 64Kx4 organization. In addition, extremely high speeds are achievable by the use of IDT6167s fabricated in IDT's high performance, high reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides some of the fastest 16K static RAMs available.


The IDT7M656 is available with access times as fast as 55ns commercial and 65ns military temperature range, with maximum operating power consumption of only 4.4W (significantly less if organized 32Kx8 or 64Kx4). The RAMPAK also offers a maximum standby power mode of 1.7W and a maximum full standby mode of 82.5mW.

The IDT7M656 is offered in a high-density 40-pin, 900 mil center sidebraze DIP to take full advantage of the compact IDT6167 in leadless chip carriers.

All inputs and outputs of the IDT7M656 are TTL-compatible and operate from a single 5V supply. (NOTE: Both V<sub>CC</sub> pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation.) Full asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access and cycle times for ease of use.

All IDT military RAMPAK components are 100% processed to the test methods of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION



\* Both V<sub>CC</sub> pins need to be connected to the 5V Supply, and both GND pins need to be grounded for proper operation.


## PIN NAMES

A <sub>xx</sub>	ADDRESSES	D <sub>xx</sub>	DATA IN/OUT
$\overline{CS}_{xx}$	CHIP SELECTS	V <sub>CC</sub>	POWER
$\overline{WE}_{xx}$	WRITE ENABLES	GND	GROUND

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

## FUNCTIONAL BLOCK DIAGRAM



**TRUTH TABLE**

MODE	$\overline{CS}_{xx}$	$\overline{WE}_{xx}$	OUTPUT	POWER
Standby	H	X	High Z	Standby
Read	L	H	D Out	Active
Write	L	L	High Z	Active

**RECOMMENDED DC OPERATING CONDITIONS**

( $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	—	6.0	V
$V_{IL}$	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1.  $V_{IL}$  min = -1.0V for pulse width less than 20ns.

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  and  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7M656			UNIT
			MIN.	TYP. <sup>(1)</sup>	MAX.	
$ I_{LI} $	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V$ to $V_{CC}$	—	—	20	$\mu\text{A}$
$ I_{LO} $	Output Leakage Current	$\overline{CS}_{xx} = V_{IH}, V_{OUT} = 0V$ to $V_{CC}$	—	—	20	$\mu\text{A}$
$I_{CCX16}$	Operating Current in X16 mode	$\overline{CS}_{xx} = V_{IL}$ , Output Open, Min. Duty Cycle = 100%	—	400	800	mA
$I_{CCX8}$	Operating Current in X8 mode	$\overline{CS}_{xx} = V_{IL}$ , Output Open, Min. Duty Cycle = 100%	—	240	560	mA
$I_{CCX4}$	Operating Current in X4 mode	$\overline{CS}_{xx} = V_{IL}$ , Output Open, Min. Duty Cycle = 100%	—	160	440	mA
$I_{SB}$	Standby Power Supply Current	$\overline{CS}_{xx} \geq V_{IH}$	—	80	320	mA
$I_{SB1}$	Full Standby Power Supply Current	$\overline{CS}_{xx} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	.032	15 <sup>(2)</sup>	mA
$V_{OL}$	Output Low Voltage	$I_{OL} = 8\text{mA}$	—	—	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4\text{mA}$	2.4	—	—	V

**NOTES:**

- $V_{CC} = 5V, T_A = 25^\circ\text{C}$
- $I_{SB1}$  max. at commercial temperature = 5.0mA

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	$^\circ\text{C}$
$T_{BIAS}$	Temperature Under Bias	-10 to +85	-65 to +135	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +150	$^\circ\text{C}$
$P_T$	Power Dissipation	8.0	8.0	W
$I_{OUT}$	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{WZ}$ , and  $t_{OW}$ )

\*Including scope and jig.

**CAPACITANCE** ( $T_A = 25^\circ\text{C}, f = 1.0\text{MHz}$ )

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	200	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	60	pF

**NOTE:**


This parameter is sampled and not 100% tested

SUBSYSTEMS


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	IDT7M656L55 COMMERCIAL ONLY		IDT7M656L65		IDT7M656L85		IDT7M656L100 MILITARY ONLY		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	55	—	65	—	85	—	100	—	ns
$t_{AA}$	Address Access Time	—	55	—	65	—	85	—	100	ns
$t_{ACS}$	Chip Select Access Time	—	55	—	65	—	85	—	100	ns
$t_{OH}$	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
$t_{LZ}$	Chip Selection to Output in Low Z	5	—	5	—	5	—	5	—	ns
$t_{HZ}$	Chip Deselection to Output in High Z	0	40	0	40	0	50	0	50	ns
$t_{PU}$	Chip Selection to Power Up Time	0	—	0	—	0	—	0	—	ns
$t_{PD}$	Chip Deselection to Power Down Time	—	55	—	65	—	85	—	100	ns
<b>WRITE CYCLE</b>										
$t_{WC}$	Write Cycle Time	55	—	65	—	85	—	100	—	ns
$t_{CW}$	Chip Selection to End of Write	45	—	55	—	65	—	80	—	ns
$t_{AW}$	Address Valid to End of Write	45	—	55	—	65	—	80	—	ns
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	ns
$t_{WP}$	Write Pulse Width	35	—	40	—	45	—	55	—	ns
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	ns
$t_{DW}$	Data Valid to End of Write	25	—	30	—	35	—	40	—	ns
$t_{DH}$	Data Hold Time	0	—	0	—	0	—	0	—	ns
$t_{WZ}$	Write Enable to Output in High Z	0	40	0	40	0	50	0	50	ns
$t_{OW}$	Output Active from End of Write	0	—	0	—	0	—	0	—	ns

**TIMING WAVEFORM OF READ CYCLE NO. 1(1,2)**



**TIMING WAVEFORM OF READ CYCLE NO. 2(1,3)**




**NOTES:**


- $\overline{WE}_{XX}$  is high for READ cycle.
- $\overline{CS}_{XX}$  is low for READ cycle.
- Address valid prior to or coincident with  $\overline{CS}_{XX}$  transition low.
- Transition is measured  $\pm 500mV$  from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.
- All READ cycle timings are referenced from the last valid address to the first transitioning address.
- For any given speed grade, operating voltage, and temperature,  $t_{HZ}$  will be less than or equal to  $t_{LZ}$ .



**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED)(1)**



**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED)(1)**



**NOTES:**

1.  $\overline{CS}_{xx}$  or  $\overline{WE}_{xx}$  must be high during address transitions.
2. If  $\overline{CS}_{xx}$  goes high simultaneously with  $\overline{WE}_{xx}$  high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transitioning address.
4. Transition is measured  $\pm 200mV$  from steady state voltage with specified loading in Figure 2. This parameter is sampled, not 100% tested.


**LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS ( $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>	MAX. COMM.	MAX. MIL.	UNIT
$V_{DR}$	$V_{CC}$ for Data Retention		2.0	—	—	—	V
$I_{CCDR}$	Data Retention Current	$\overline{CS}_{xx} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	—	.01 <sup>(2)</sup>	2.0 <sup>(2)</sup>	6.0	mA
			—	.02 <sup>(3)</sup>	3.0 <sup>(3)</sup>	9.0	
$t_{CDR}$	Chip Deselect to Data Retention Time		0	—	—	—	ns
$t_R$	Operation Recovery Time	$t_{RC}^{(4)}$	—	—	—	ns	

**NOTES:**








1.  $T_A = 25^\circ C$
2. at  $V_{CC} = 2V$
3. at  $V_{CC} = 3V$
4.  $t_{RC}$  = Read Cycle Time

**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**




SUBSYSTEMS

**NORMALIZED TYPICAL PERFORMANCE CHARACTERISTICS**




**IDT7M656  
16K x 16 CONFIGURATION**



**NOTES:**

1. All chip selects tied together since, in a by 16 configuration, all chips are either on or off.
2. The two write enables are tied together allowing control of the write enable for entire memory at one time (necessary) in a by 16 organization since all chips are either writing or reading at any given time.


**32K x 8 CONFIGURATION**



**NOTES:**

1. The chip selects are tied together in groups of two. The decoder uses the new higher order address pin (A<sub>14</sub>) to determine which of the two banks of memory are enabled.
2. The two write enables are tied together for ease of layout. They could be controlled by the decoder similar to the chip selects but would save only a minimal amount of power and add complexity to the layout.

**64K x 4 CONFIGURATION**



**NOTES:**

1. Each chip select is now controlled by the two higher order address pins A<sub>14</sub> (necessary in 64K deep memory).
2. Again the two write enables are tied together for ease of layout (the megabit part will only have one write enable pin).



Integrated Device Technology, Inc.

# 512K CMOS STATIC 64Kx8 or 64Kx9 RAMPAK

**ADVANCE  
INFORMATION  
IDT7M812  
IDT7M912**

## FEATURES

- High-density 512K-bit CMOS static RAM module
- 64Kx8 (IDT7M812) or 64Kx9 (IDT7M912) configuration
- Fast access times
  - Military: 70ns (max.)
  - Commercial: 60ns (max.)
- Low power consumption
  - Active: 1.8W (typ. in 64Kx8 organization)
  - Standby: 240μW (typ. in 64Kx8 organization)
- Utilizes 8 (IDT7M812) or 9 (IDT7M912) IDT7187 high-performance 64Kx1 CMOS static RAMs produced with IDT's advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Available in 40-pin, 600 mil center sidebrazed DIP, achieving very high memory density
- Single 5V (±10%) power supply
- Dual V<sub>CC</sub> and GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- RAMPAKs available with semiconductor components 100% screened to MIL-STD-883, Class B
- Finished military RAMPAKs tested at Room, Hot and Cold temperatures for all AC and DC parameters

## DESCRIPTION:

The IDT7M812/IDT7M912 are 512K-bit high-speed CMOS static RAMs constructed on a multi-layered ceramic substrate using 8 IDT7187 64Kx1 static RAMs (IDT7M812) or 9 IDT7187 static RAMs (IDT7M912) in leadless chip carriers. Extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's high-performance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64K static RAMs available.


The IDT7M812/IDT7M912 are available with access times as fast as 60ns commercial and 70ns military temperature range, with maximum operating power consumption of only 2.5W (IDT7M912, 64Kx9 option). The RAMPAK also offers a maximum standby power mode of less than 1W and a maximum full standby mode of 45mW.

The IDT7M812/IDT7M912 are offered in a high-density 40-pin, 600 mil center sidebrazed DIP to take full advantage of the compact IDT7187s in leadless chip carriers. The IDT7M912 (64Kx9) option can provide more flexibility in system application for error detection, parity bit, etc.

All inputs and outputs of the IDT7M812/IDT7M912 are TTL-compatible and operate from a single 5V supply. (Note: Both V<sub>CC</sub> pins need to be connected to the 5V supply and both GND pins need to be grounded for proper operation). Fully asynchronous circuitry is used requiring no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

All IDT military RAMPAK semiconductor components are 100% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance reliability.

## PIN CONFIGURATION




### NOTES

1. Both V<sub>CC</sub> pins need to be connected to the 5V supply, and both GND pins need to be grounded for proper operation.
2. Pin 18 is D<sub>8</sub> and pin 23 is Y<sub>8</sub> in 64Kx9 (IDT7M912) option, and both 18 and 23 are NC in 64Kx8 (IDT7M812) option.

## PIN NAMES

A <sub>0</sub> - A <sub>15</sub>	ADDRESS
D <sub>0</sub> - D <sub>8</sub>	DATA INPUT
Y <sub>0</sub> - Y <sub>8</sub>	DATA OUTPUT
$\overline{CS}$	CHIP SELECT
$\overline{WE}$	WRITE ENABLE
V <sub>CC</sub>	POWER
GND	GROUND

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

SSD7M812-002

## MILITARY AND COMMERCIAL TEMPERATURE RANGES



Integrated Device Technology, Inc.

# 1 MEGABIT CMOS STATIC RAMPAK

ADVANCE  
INFORMATION  
IDT7M624

## FEATURES:

- High density 1024K-bit CMOS static RAM module
- Customer-configured to 64K x 16, 128K x 8 or 256K x 4
- Fast access times
  - Military: 70ns (max.)
  - Commercial: 60ns (max.)
- Low power consumption
  - Active: 2W (typ. in 64K x 16 organization)
  - Standby: .160μW (typ.)
- Utilizes 16 IDT7187 high-performance 64K x 1 CMOS static RAMs produced with IDT's advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Offered in 40-pin, 900 mil center sidebraze DIP, achieving very high memory density
- Pin compatible with IDT7M656 (256K RAM module)
- Single 5V (±10%) power supply
- Dual GND pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- RAMPAKs available with semiconductor components 100% screened to MIL-STD-883, Class B
- Finished RAMPAKs tested at Room, Hot and Cold temperatures for all AC and DC parameters as per customer requirements

## DESCRIPTION:

The IDT7M624 is a 1024K-bit high-speed CMOS static RAM constructed on a multi-layered ceramic substrate using 16 IDT7187 (64K x 1) static RAMs in leadless chip carriers. Making four chip select lines available (one for each group of 4 RAMs) allows the user to configure the memory into a 64K x 16, 128K x 8 or 256K x 4 organization. In addition, extremely high speeds are achievable by the use of IDT7187s fabricated in IDT's high-performance, high-reliability technology, CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides the fastest 64K static RAMs available.


The IDT7M624 is available with access times as fast as 60ns commercial and 70ns military temperature range, with maximum operating power consumption of only 4.4W (significantly less if organized 128K x 8 or 256K x 4). The RAMPAK also offers a maximum standby power mode of 1.7W and a maximum full standby mode of 80mW.

The IDT7M624 is offered in a high-density 40-pin, 900 mil center sidebraze DIP to take full advantage of the compact IDT7187s in leadless chip carriers.

All inputs and outputs of the IDT7M624 are TTL-compatible and operate from a single 5V supply. (NOTE: Both GND pins need to be grounded for proper operation.) Fully asynchronous circuitry is used requiring no clocks or refreshing for operation, and provides equal access times for ease of use.

All IDT military RAMPAK semiconductor components are 100% processed to the test methods of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance reliability.


## PIN CONFIGURATION



## PIN NAMES

A <sub>0</sub> - A <sub>15</sub>	ADDRESSES
D <sub>0</sub> - D <sub>15</sub>	DATA INPUT/OUTPUT
$\overline{CS}_{XX}$	CHIP SELECTS
$\overline{WE}$	WRITE ENABLE
V <sub>CC</sub>	POWER
GND	GROUND

## FUNCTIONAL BLOCK DIAGRAM



SUBSYSTEMS

\*Both GND Pins Need to Be Grounded for Proper Operation

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

© 1984 Integrated Device Technology, Inc.



Integrated Device Technology, Inc.

# CMOS DUAL PORT RAM MODULE

## 64K (8Kx8) & 128K (16Kx8-BIT)

**ADVANCE  
INFORMATION**  
IDT7M134  
IDT7M135

### FEATURES:

- High-density 64K/128K-bit CMOS dual port module
- 16Kx8 organization (IDT7M135) with 8Kx8 option (IDT7M134)
- Low power consumption
- CEMOS™ II process virtually eliminates alpha particle induced soft errors (with no organic die coating)
- On-chip port arbitration logic
- $\overline{\text{BUSY}}$  flags
- Fully asynchronous operation from either port
- Single 5V ( $\pm 10\%$ ) power supply
- Dual  $V_{CC}$  and GND pins for maximum noise immunity
- On-chip pull up resistors for open-drain  $\overline{\text{BUSY}}$  flags option
- Inputs and output directly TTL-compatible
- Fully static operation
- Modules available with semiconductor components 100% screened to MIL-STD-883, Class B
- Finished military RAMPACKs tested at Room, Hot and Cold temperatures for all AC and DC parameters

### DESCRIPTION:

The IDT7M134/135 are 64K/128K-bit high-speed CMOS dual port static RAM modules constructed on a multi-layered ceramic substrate using four IDT7132 2Kx8 dual port RAMs (IDT7M134) or eight IDT7132 dual port RAMs (IDT7M135) in leadless chip carriers. Dual port function is achieved by utilization of the two on-board IDT54/74FCT138 decoder circuits that interpret the higher order addresses  $A_{L11-13}$  and  $A_{R11-13}$  to select one of the eight 2Kx8 dual port RAMs. (On IDT7M134 8Kx8 option, the  $A_{L13}$  and  $A_{R13}$  need to be externally grounded and the selection becomes one of the four 2Kx8 dual port RAMs.) Extremely high speeds are achieved in this fashion due to the use of the IDT7132 dual port RAM, fabricated in IDT's high-performance CEMOS™ II technology.

The IDT7M134/IDT7M135 provide two ports with separate controls, address and I/O that permit independent access for reads or writes to any location in the memory. The  $\overline{\text{BUSY}}$  flags are provided for the situation when both ports simultaneously access the same memory location. The on-chip arbitration logic will determine which port has access and sets the  $\overline{\text{BUSY}}$  flag of the delayed port.  $\overline{\text{BUSY}}$  is set at speeds that permit the processor to hold the operation and its respective address and data. The delayed port will have access when  $\overline{\text{BUSY}}$  goes high (inactive).

The IDT7M134/135 are available with access times as fast as 115ns commercial and 125ns military temperature range, with maximum operating power consumption of only 2.6W. The module also offers a maximum standby power mode of 1.9W and a maximum full standby mode of 440mW.

All IDT military module semiconductor components are 100% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

### PIN CONFIGURATION

GND(1)	1	58	$V_{CC}(1)$
$\overline{\text{CE}}_L$	2	57	$\overline{\text{CE}}_R$
R/ $\overline{\text{W}}_L$	3	56	R/ $\overline{\text{W}}_R$
R270 $_L$	4	55	R270 $_R$
$\overline{\text{BUSY}}_L$	5	54	$\overline{\text{BUSY}}_R$
$\overline{\text{OE}}_L$	6	53	$\overline{\text{OE}}_R$
A $_0L$	7	52	A $_0R$
A $_1L$	8	51	A $_1R$
A $_2L$	9	50	A $_2R$
A $_3L$	10	49	A $_3R$
A $_4L$	11	48	A $_4R$
A $_5L$	12	47	A $_5R$
A $_6L$	13	46	A $_6R$
A $_7L$	14	45	A $_7R$
A $_8L$	15	44	A $_8R$
A $_9L$	16	43	A $_9R$
A $_{10L}$	17	42	A $_{10R}$
A $_{11L}$	18	41	A $_{11R}$
A $_{12L}$	19	40	A $_{12R}$
A $_{13L}(2)$	20	39	A $_{13R}(2)$
I/O $_0L$	21	38	I/O $_0R$
I/O $_1L$	22	37	I/O $_1R$
I/O $_2L$	23	36	I/O $_2R$
I/O $_3L$	24	35	I/O $_3R$
I/O $_4L$	25	34	I/O $_4R$
I/O $_5L$	26	33	I/O $_5R$
I/O $_6L$	27	32	I/O $_6R$
I/O $_7L$	28	31	I/O $_7R$
GND(1)	29	30	$V_{CC}(1)$

### PIN NAMES

LEFT PORT	RIGHT PORT	NAMES
$\overline{\text{CE}}_L$	$\overline{\text{CE}}_R$	CHIP ENABLE
R/ $\overline{\text{W}}_L$	R/ $\overline{\text{W}}_R$	READ/WRITE ENABLE
$\overline{\text{OE}}_L$	$\overline{\text{OE}}_R$	OUTPUT ENABLE
$\overline{\text{BUSY}}_L$	$\overline{\text{BUSY}}_R$	$\overline{\text{BUSY}}$ FLAG
R270 $_L$	R270 $_R$	PULL-UP RESISTORS for Open-drain $\overline{\text{BUSY}}$ FLAG option
A $_0L$ -A $_{13L}$	A $_0R$ -A $_{13R}$	ADDRESS
I/O $_0L$ -I/O $_7L$	I/O $_0R$ -I/O $_7R$	DATA INPUT/OUTPUT
$V_{CC}$		POWER
GND		GROUND

### NOTES


1. Both  $V_{CC}$  pins need to be connected to the 5V supply, and both GND pins need to be grounded for proper operation.
2. On 8Kx8 IDT7M134 option, A $_{13L}$  and A $_{13R}$  need to be externally connected to ground for proper operation.

CEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

©1985 Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM



SUBSYSTEMS



Integrated Device Technology, Inc.

# CMOS PARALLEL IN-OUT FIFO MODULE 2Kx9-BIT & 4Kx9-BIT

**PRELIMINARY**  
**IDT7M203**  
**IDT7M204**

## FEATURES:

- First-In, First-Out memory module
- 2Kx9 organization (IDT7M203)
- 4Kx9 organization (IDT7M204)
- Low power consumption
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Single 5V ( $\pm 10\%$ ) power supply
- Master/slave multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and full warning flags
- High-performance CEMOS™II technology
- Pin compatible with Mostek MK4501 and IDT7201, but with four times word depth (IDT7M203) or eight times (IDT7M204)
- Module available with semiconductor components 100% screened to MIL-STD-883, Class B

## DESCRIPTION:

The IDT7M203/204 are FIFO memory modules that utilize a special First-In, First-Out algorithm that loads and empties data on a first-in, first-out basis. The device uses full and empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE ( $\bar{W}$ ) and READ ( $\bar{R}$ ) pins. The device has a read/write cycle time of 85ns (12MHz).

The device utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

The IDT7M203/204 are constructed on a multi-layered ceramic substrate using four IDT7201 (512x9) or four IDT7202 (1Kx9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7201s and IDT7202s fabricated in IDT's high-performance 2 micron technology, CEMOS II.

IDT's military FIFO modules have semiconductor components 100% processed to the test methods of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION




SSD7M203-001

DIP  
TOP VIEW

## PIN NAMES

$\bar{W}$ = WRITE	$\bar{FL}$ = FIRST LOAD	$\bar{XI}$ = EXPANSION IN	$\bar{EF}$ = EMPTY FLAG
$\bar{R}$ = READ	D = DATA IN	$\bar{XO}$ = EXPANSION OUT	$V_{CC}$ = 5V
$\bar{RS}$ = RESET	Q = DATA OUT	$\bar{FF}$ = FULL FLAG	GND = GROUND

## FUNCTIONAL BLOCK DIAGRAM



SSD7M203-002

CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

© 1985 Integrated Device Technology, Inc.



**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85°	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
P <sub>T</sub>	Power Dissipation	4.0	4.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**  
1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V <sub>CCM</sub>	Military Supply Voltage	4.5	5.0	5.5	V	—
V <sub>CCC</sub>	Commercial Supply Voltage	4.5	5.0	5.5	V	—
GND	Supply Voltage	0	0	0	V	—
V <sub>IH</sub>	Input High Voltage Commercial	2.0	—	—	V	1
V <sub>IH</sub>	Input High Voltage Military	2.2	—	—	V	—
V <sub>IL</sub>	Input Low Voltage Commercial & Military	—	—	0.8	V	1

**NOTE:**  
1. 1.5V undershoots are allowed for 10ns once per cycle.

**DC ELECTRICAL CHARACTERISTICS** (Commercial: V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0°C to +70°C; Military: V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C)


SYMBOL	PARAMETER	IDT7201S/L IDT7202S/L COMMERCIAL			IDT7201S/L IDT7202S/L MILITARY			UNIT	NOTES
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
I <sub>IL</sub>	Input Leakage Current (Any Input)	-5	—	5	-10	—	10	μA	1
I <sub>OL</sub>	Output Leakage Current	-10	—	10	-10	—	10	μA	2
V <sub>OH</sub>	Output Logic "1" Voltage I <sub>OUT</sub> = -1mA	2.4	—	—	2.4	—	—	V	—
V <sub>OL</sub>	Output Logic "0" Voltage I <sub>OUT</sub> = 4mA	—	—	0.4	—	—	0.4	V	—
I <sub>CC1</sub>	Average V <sub>CC</sub> Power Supply Current	—	—	176	—	—	230	mA	3
I <sub>CC2</sub>	Average Standby Current ( $\bar{R} = \bar{W} = \bar{RST} = \bar{FL}/\bar{RT} = V_{IH}$ )	—	—	33	—	—	60	mA	3
I <sub>CC3(L)</sub>	Power Down Current (All Input = V <sub>CC</sub> - 0.2V)	—	—	2.5	—	—	4.0	mA	3

**NOTES:**  
1. Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>OUT</sub>.  
2. R ≥ V<sub>IH</sub>, 0.4 ≤ V<sub>OUT</sub> ≤ V<sub>CC</sub>.  
3. I<sub>CC</sub> measurements are made with outputs open.

SUBSYSTEMS

**OPERATING MODES:  
SINGLE DEVICE MODE**

A single IDT7M203/IDT7M204 may be used when the application requirements are for 2048/4096 words or less. The IDT7M203/IDT7M204 is in a Single Device Configuration when the EXPANSION IN ( $\bar{X}I$ ) control input is connected to the EXPANSION OUT ( $\bar{X}O$ ) of the device and the FIRST LOAD ( $\bar{F}L$ ) control pin is grounded (See Figure 8).



SSD7M203-010


Figure 8. Block Diagram of Single IDT7M203/IDT7M204 FIFO

**WIDTH EXPANSION MODE**

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\bar{E}F$  and  $\bar{F}F$ ) can be detected from any one device. Figure 9 demonstrates an 18-bit word width by using two IDT7M203/IDT7M204s. Any word width can be attained by adding additional IDT7M203/IDT7M204s.

**DEPTH EXPANSION (DAISY CHAIN) MODE**

The IDT7M203/IDT7M204 can easily be adapted to applications when the requirements are for greater than 2048/4096 words. Figure 10 demonstrates Depth Expansion using three



SSD7M203-011

**NOTES:**

Flag detection is accomplished by monitoring the  $\bar{F}F$  and  $\bar{E}F$  signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Figure 9. Block Diagram of 2048x18/4096x18 FIFO Memory Used in Width Expansion Mode

IDT7M203/IDT7M204s. Any depth can be attained by adding additional IDT7M203/IDT7M204s. The IDT7M203/IDT7M204 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the FIRST LOAD ( $\bar{F}L$ ) control input.
2. All other device must have  $\bar{F}L$  in the high state.
3. The EXPANSION OUT ( $\bar{X}O$ ) pin of each device must be tied to the EXPANSION IN ( $\bar{X}I$ ) pin of the next device. See Figure 10.
4. External logic is needed to generate a composite FULL FLAG ( $\bar{F}F$ ) and EMPTY FLAG ( $\bar{E}F$ ). This requires the ORing of all  $\bar{E}F$ s and ORing of all  $\bar{F}F$ s. (I.e. all must be set to generate the correct composite  $\bar{F}F$  or  $\bar{E}F$ ). See Figure 10.
5. The RETRANSMIT ( $\bar{R}T$ ) function and HALF FULL FLAG ( $\bar{H}F$ ) are not available in the Module application.

**COMPOUND EXPANSION MODE**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays. (See Figure 11.)

**BIDIRECTIONAL MODE**

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7M203/IDT7M204s as is shown in Figure 12. Care must be taken to assure that the appropriate flag is monitored by each system. (I.e.  $\bar{F}F$  is monitored on the device where  $\bar{W}$  is used;  $\bar{E}F$  is monitored on the device where  $\bar{R}$  is used.) Both Depth Expansion and Width Expansion may be used in this mode.

**DATA FLOW THRU MODES**

Two types of flow through modes are permitted with the IDT7M203/IDT7M204: A read flow through and write flow through mode. For the read flow through mode (Figure 13), the FIFO permits a reading of a single word of data immediately after writing one word of data into the completely empty FIFO.

In the write flow through mode (Figure 14), the FIFO permits a writing of a single word of data immediately after reading one word of data from a completely full FIFO.

**SIGNAL DESCRIPTIONS:**

**INPUTS:**

**DATA IN (D0 - D8)**

Data inputs for 9-bit wide data.

**CONTROLS:**

**RESET ( $\overline{RS}$ )**

Reset is accomplished whenever the RESET ( $\overline{RS}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE ( $\overline{R}$ ) and WRITE ENABLE ( $\overline{W}$ ) inputs must be in the high state during reset. HALF FULL FLAG ( $\overline{HF}$ ) will be reset to high after master RESET ( $\overline{RS}$ ).

**WRITE ENABLE ( $\overline{W}$ )**

A write cycle is initiated on the falling edge of this input if the FULL FLAG ( $\overline{FF}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the WRITE ENABLE ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

To prevent data overflow, the FULL FLAG ( $\overline{FF}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG ( $\overline{FF}$ ) will go high after  $t_{RFF}$ , allowing a valid write to begin.

**READ ENABLE ( $\overline{R}$ )**

A read cycle is initiated on the falling edge of the READ ENABLE ( $\overline{R}$ ) provided the EMPTY FLAG ( $\overline{EF}$ ) is not set. The data is accessed on a First-In, First-Out basis independent of any ongoing write operations. After READ ENABLE ( $\overline{R}$ ) goes high, the Data Outputs (Q0 through Q8) will return to a high impedance condition until the next READ operation. When all the data has been read from the FIFO, the EMPTY FLAG ( $\overline{EF}$ ) will go low, inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG ( $\overline{EF}$ ) will go high after  $t_{WEF}$ , and a valid READ can then begin.

**FIRST LOAD ( $\overline{FL}$ )**

This pin is grounded to indicate that it is the first device. In the multiple module (depth expansion mode) application, this pin of the rest of devices should connect to  $V_{CC}$  for proper operation.

**EXPANSION IN ( $\overline{XI}$ )**

EXPANSION IN ( $\overline{XI}$ ) is connected to EXPANSION OUT ( $\overline{XO}$ ) of the previous (in depth expansion) or same device for proper application.

**OUTPUTS:**

**FULL FLAG ( $\overline{FF}$ )**


The FULL FLAG ( $\overline{FF}$ ) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indicating that the device is full. If the read pointer is not moved after RESET ( $\overline{RS}$ ), the FULL FLAG ( $\overline{FF}$ ) will go low after 2048 writes for the IDT7M203 and 4096 writes for the IDT7M204.

**EXPANSION OUT ( $\overline{XO}$ )**

EXPANSION OUT ( $\overline{XO}$ ) is connected to the EXPANSION IN ( $\overline{XI}$ ) of the same device (single device mode) or the EXPANSION IN ( $\overline{XI}$ ) of the first device (multiple device, depth expansion mode) for proper operation. This output acts as a signal to the first device by providing a pulse to the first device when the current device reaches the last location of memory.

**DATA OUTPUTS (Q0 - Q8)**

Data outputs for 9-bit wide data. This output is in a high impedance condition whenever READ ( $\overline{R}$ ) is in a high state.



**NOTES:**

- $t_{RSC} = t_{RS} + t_{RSR}$ .
- $\overline{W}$  and  $\overline{R} = V_{IH}$  during RESET.

Figure 2. Reset

SSD7M203-004

SUBSYSTEMS

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )<sup>(1)</sup>

SYMBOL	ITEM	CONDITIONS	MAX.	UNIT	NOTES
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	35	pF	—
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	40	pF	1

**NOTES:**

1. This parameter is sampled and not 100% tested.

**AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>** (Commercial:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  
Military:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ )


SYMBOL	PARAMETER	IDT7M203/4-65		IDT7M203/4-100		IDT7M203/4-140		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Read Cycle Time	85	—	125	—	165	—	ns	—
$t_A$	Access Time	—	65	—	100	—	140	ns	—
$t_{RR}$	Read Recovery Time	20	—	25	—	25	—	ns	—
$t_{RRW}$	Read Pulse Width	65	—	100	—	140	—	ns	2
$t_{RLZ}$	Read Pulse Low to Data Bus at Low Z	10	—	10	—	10	—	ns	3
$t_{WLZ}$	Write Pulse High to Data Bus at Low Z	15	—	20	—	20	—	ns	3
$t_{DV}$	Data Valid from Read Pulse High	5	—	5	—	5	—	ns	—
$t_{RHZ}$	Read Pulse High to Data Bus at High Z	—	35	—	40	—	50	ns	3
$t_{WC}$	Write Cycle Time	85	—	125	—	165	—	ns	—
$t_{WPW}$	Write Pulse Width	65	—	100	—	140	—	ns	2
$t_{WR}$	Write Recovery Time	20	—	25	—	25	—	ns	—
$t_{DS}$	Data Setup Time	40	—	50	—	50	—	ns	—
$t_{DH}$	Data Hold Time	10	—	10	—	10	—	ns	—
$t_{RSC}$	Reset Cycle Time	85	—	125	—	165	—	ns	—
$t_{RS}$	Reset Pulse Width	65	—	100	—	140	—	ns	2
$t_{RSR}$	Reset Recovery Time	20	—	25	—	25	—	ns	—
$t_{EFL}$	Reset to Empty Flag Low	—	85	—	125	—	165	ns	—
$t_{REF}$	Read Low to Empty Flag Low	—	60	—	95	—	135	ns	—
$t_{RFF}$	Read High to Full Flag High	—	60	—	95	—	135	ns	—
$t_{WEF}$	Write High to Empty Flag High	—	60	—	95	—	135	ns	—
$t_{WFF}$	Write Low to Full Flag Low	—	60	—	95	—	135	ns	—

**NOTES:**

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.

**AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1



SSD7M203-003


\*Includes jig and scope capacitances.

Figure 1. Output Load.




SSD7M203-005

Figure 3. Asynchronous Write and Read Operation



SSD7M203-006

Figure 4. Full Flag From Last Write to First Read




SSD7M203-007

Figure 5. Empty Flag From Last Read to First Write

SUBSYSTEMS

$t_{RPE}$ : EFFECTIVE READ PULSE WIDTH AFTER FULL FLAG HIGH




NOTE:  
 1. ( $t_{RPE} = t_{RPW}$ )

SSD7M203-008

Figure 6. Empty Flag Timing

$t_{WPF}$ : EFFECTIVE WRITE PULSE WIDTH AFTER FULL FLAG HIGH




NOTE:  
 1. ( $t_{WPF} = t_{WPW}$ )

SSD7M203-009

Figure 7. Full Flag Timing






SSD7M203-013

**NOTES:**

1. For depth expansion block see DEPTH EXPANSION Section and Figure 10.
2. For Flag detection see WIDTH EXPANSION Section and Figure 9.

Figure 11. Compound FIFO Expansion



SSD7M203-014

Figure 12. Bidirectional FIFO Mode







---

# GENERAL INFORMATION

<b>CONTENTS</b>	<b>PAGE</b>
Military Flow .....	5-2
Packaging Diagrams .....	5-3
Ordering Information .....	5-10
Factory Direct Offices, Domestic and International Representatives, Authorized Distributors .....	5-11

# MILITARY GRADE CMOS PRODUCTS SCREENED TO MIL-STD-883 CRITERIA

## IDT PROCESSING SUMMARY

Maintaining the highest standards of quality in our monolithic hermetic products is the basis of IDT's standard manufacturing systems and procedures. IDT products begin with stringent design rules derived for use in high reliability programs.

This is followed by a dedicated commitment to reliable workmanship as well as rigid controls throughout wafer fab, device assembly and electrical test, all of which are designed to produce products that are inherently reliable.

All military grade monolithic products are manufactured and screened to the demanding requirements of MIL-STD-883, Method 5004, Class B. Standard grade products differ from military grade only in burn-in time and electrical test temperature. The military grade processing includes 100% 160-hour burn-in at  $T_A = +125^\circ\text{C}$  (or equivalent) per Method 1015 followed by 100% temperature testing of all DC and AC parameters and DC

functional characteristics over the full  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  temperature range.

For module assemblies, additional screening of the fully assembled RAMPAKs is performed per Figure 3 to assure package integrity and mechanical reliability. Finally, 100% electrical tests are performed.

Samples of the monolithic product which have been processed to Method 5004 100% screening requirements are submitted to the Quality Conformance inspection requirements of MIL-STD-883. These Quality Conformance inspections, as shown in Figure 2, are performed to the criteria of Method 5005, Group A (electrical), Group B (mechanical), Group C (chip integrity), and Group D (package environmental integrity).

For special customer specifications or quality requirements beyond Class B levels of MIL-STD-883 – such as SEM analysis, X-ray, or other screening flows to meet specific needs – contact your local IDT sales office.

## MONOLITHIC COMPONENT SCREENING FLOW

SCREEN	TEST METHOD	LEVEL
<b>Visual and Mechanical</b>		
Internal visual	2010 Condition B	100%
High-temperature storage	1008 Condition C	100%
Temperature cycle	1010 Condition C	100%
Constant acceleration	2001 Condition E (Y, only)	100%
Hermeticity	1014	
Fine	Condition A or B	100%
Gross	Condition C	100%
<b>Burn-In</b>		
Pre-burn-in electrical	Per applicable device specifications at $T_A = +25^\circ\text{C}$	100%
Burn-in	<u>MIL-STD-883 Grade Product</u> Method 1015, Condition D <u>Standard Grade Product</u> 48 hours minimum to same burn-in conditions as Military Grade Product	100%
<b>Final Electrical Tests (see Note 1)</b>	5004	
Static (dc)	a) @ $T_A = +25^\circ\text{C}$ and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Functional	a) @ $T_A = +25^\circ\text{C}$ and power supply extremes	100%
	b) @ temperature and power supply extremes	100%
Switching (ac)	a) @ $T_A = +25^\circ\text{C}$ , nominal power supply	100%
<b>Percent Defective Allowable (PDA)</b>	Method 5004	
Calculated at post burn-in at $T_A = +25^\circ\text{C}$	Military Grade	5%
	Standard Grade	10%
<b>Quality Conformance</b>	5005	
	Sample selection as applicable	Sample
<b>External Visual</b>	2009 Per IDT or customer specification	100%

**Note 1:**  
Standard Grade Products are sample tested to the applicable temperature extremes.

Fig. 1

## QUALITY CONFORMANCE TESTING PER MIL-STD-883, METHOD 5005, CLASS B

SCREEN	TEST METHOD	LEVEL
Quality Conformance Sample Tests	Group A (Electrical Tests)	Sample
	Group B (Mechanical Tests)	Sample
	Group C (Chip Integrity Tests)	Sample
	Group D (Package Integrity Tests)	Sample

Fig. 2

## FULLY ASSEMBLED MODULE SCREENING FLOW

SCREEN	TEST METHOD	LEVEL
Burn-in	<u>MIL-STD-883 Grade Product</u> 48 hr. Method 1015, Condition D	100%
Final Electrical Tests Static (DC)	a. At 25 °C and Power Supply Extremes b. At Temperature and Power Supply Extremes	100%
Functional	a. At 25 °C and Power Supply Extremes b. At Temperature and Power Supply Extremes (IDT imposed)	100%
Switching (AC) or Dynamic	a. At 25 °C and Power Supply Extremes b. At Temperature and Power Supply Extremes (IDT imposed)	100%
External Visual	2009	100%

Fig. 3




Integrated Device Technology, Inc.

# PACKAGE OUTLINE DIAGRAMS


## STATIC RAM PACKAGING

### 20-PIN CERDIP




IDT6167  
IDT6168

### 22-PIN SIDBRAZE DIP




IDT7187  
IDT7188

### 24-PIN CERDIP (800 MILS)




IDT6116

### 24-PIN SIDBRAZE THIN DIP (300 MILS)




IDT6116  
IDT71681  
IDT71682

### 48-PIN SIDBRAZE DIP




IDT7130  
IDT7132

### 20-PIN LEADLESS CHIP CARRIER



IDT6167  
IDT6168

### 28-PIN LEADLESS CHIP CARRIER (350 x 550 MILS)



IDT7187  
IDT7188

GENERAL




Integrated Device Technology, Inc.

# PACKAGE OUTLINE DIAGRAMS


## STATIC RAM PACKAGING (Continued)

### 28-PIN LEADLESS CHIP CARRIER (450 MILS<sup>2</sup>)




IDT6116  
IDT71681  
IDT71682

### 32-PIN LEADLESS CHIP CARRIER




IDT 6116

### 48-PIN LEADLESS CHIP CARRIER




IDT7130  
IDT7132

### 20-LEAD FLATPACK



IDT6167  
IDT6168

### 24-LEAD FLATPACK



IDT6116  
IDT71681  
IDT71682




Integrated Device Technology, Inc.

# PACKAGE OUTLINE DIAGRAMS


## DSP PACKAGING

### 28-PIN SIDEBRAZE DIP




IDT7201/7202

### 32-PIN LEADLESS CHIP CARRIER



IDT7201/7202

### 64-PIN TOPBRAZE DIP



IDT7216/7217  
IDT7212/7213  
IDT7210/7243  
IDT7209

GENERAL




Integrated Device Technology, Inc.

# PACKAGE OUTLINE DIAGRAMS


## DSP PACKAGING (Continued)

### 68-PIN LEADLESS CHIP CARRIER



IDT7216/7217  
 IDT7212/7213  
 IDT7210/7243  
 IDT7209

### 64-LEAD FLATPAK



IDT7216/7217  
 IDT7212/7213






Integrated Device Technology, Inc.

# PACKAGE OUTLINE DIAGRAMS



## MEMORY INTERFACE LOGIC PACKAGING

### 16-PIN CERDIP




**IDT54/74FCT138**  
**IDT54/74FCT139**  
**IDT54/74AHCT138**  
**IDT54/74AHCT139**

### 20-PIN LEADLESS CHIP CARRIER



### 20-PIN CERDIP



**IDT54/74FCT182**  
**IDT54/74FCT240**  
**IDT54/74FCT244**  
**IDT54/74FCT245**  
**IDT54/74FCT273**  
**IDT54/74FCT299**  
**IDT54/74FCT373**  
**IDT54/74FCT374**  
**IDT54/74FCT377**  
**IDT54/74FCT521**  
**IDT54/74FCT533**  
**IDT54/74FCT534**

**IDT54/74FCT640**  
**IDT54/74FCT645**  
**IDT54/74AHCT182**  
**IDT54/74AHCT240**  
**IDT54/74AHCT244**  
**IDT54/74AHCT245**  
**IDT54/74AHCT273**  
**IDT54/74AHCT299**  
**IDT54/74AHCT373**  
**IDT54/74AHCT374**  
**IDT54/74AHCT377**  
**IDT54/74AHCT521**  
**IDT54/74AHCT533**  
**IDT54/74AHCT534**  
**IDT54/74AHCT640**  
**IDT54/74AHCT645**

**IDT54/74FCT138**  
**IDT54/74FCT139**  
**IDT54/74AHCT138**  
**IDT54/74AHCT139**  
**IDT54/74FCT182**  
**IDT54/74FCT240**  
**IDT54/74FCT244**  
**IDT54/74FCT245**  
**IDT54/74FCT273**  
**IDT54/74FCT299**  
**IDT54/74FCT373**  
**IDT54/74FCT374**  
**IDT54/74FCT377**  
**IDT54/74FCT521**  
**IDT54/74FCT533**  
**IDT54/74FCT534**

**IDT54/74FCT640**  
**IDT54/74FCT645**  
**IDT54/74AHCT182**  
**IDT54/74AHCT240**  
**IDT54/74AHCT244**  
**IDT54/74AHCT245**  
**IDT54/74AHCT273**  
**IDT54/74AHCT299**  
**IDT54/74AHCT373**  
**IDT54/74AHCT374**  
**IDT54/74AHCT377**  
**IDT54/74AHCT521**  
**IDT54/74AHCT533**  
**IDT54/74AHCT534**  
**IDT54/74AHCT640**  
**IDT54/74AHCT645**

GENERAL




Integrated Device Technology, Inc.

# PACKAGE OUTLINE DIAGRAMS


## SUBSYSTEMS PACKAGING

### 22-PIN SIDEBRAZE DIP (300 MILS)




**IDT7M164  
IDT7M464**

### 22-PIN SIDEBRAZE DIP (400 MILS)




**IDT8M464**

### 28-PIN SIDEBRAZE DIP



**IDT7M864    IDT7M203  
IDT8M864    IDT7M204  
IDT7M856**

### 40-PIN SIDEBRAZE DIP



**IDT7M624**




Integrated Device Technology Inc

# PACKAGE OUTLINE DIAGRAMS


## SUBSYSTEMS PACKAGING (Continued)

### 40-PIN SIDEBRAZE DIP



IDT7M656

### 58-PIN SIDEBRAZE DIP



7M134/135

GENERAL

# ORDERING INFORMATION



When ordering by TWX or Telex, the following format must be used:

- A. Complete Bill To.
- B. Complete Ship To.
- C. Purchase Order Number.
- D. Certificate of Conformance. Y or N
- E. Customer Source Inspection. Y or N
- F. Government Source Inspection. Y or N
- G. Government Contract Number and Rating.
- H. Requested Routing.
- I. IDT Part Number —  
Each item ordered must use the complete part number exactly as listed in the price book.
- J. SCD Number.
- K. Customer Part Number/Drawing Number/ Revision Level—  
Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.
- L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
- M. Request Date With Exact Quantity.
- N. Unit Price.
- O. Special Instructions, Including Q.A. Clauses.

Federal Supply Code Number - 61772  
 Dun & Bradstreet Number - 03-814-2600  
 Federal Tax I.D. - 94-2669985  
 TLX# - 887766  
 FAX# - 408-737-3468

Minimum Order Quantities:  
 OEM - \$500.00  
 Distributor - \$1,000.00  
 100 piece minimum on all Flatpack orders

## ORDERING DESCRIPTION



## FACTORY DIRECT OFFICES

### CORPORATE HEADQUARTERS

3236 Scott Boulevard  
P O Box 58015  
Santa Clara, CA 95052-8015  
(408) 727-6116  
TLX: 887766

### EUROPEAN HEADQUARTERS

16 Bridge Street  
Leatherhead  
Surrey, UK KT228BL  
44-372-377375  
TLX: 851-946240

### EASTERN HEADQUARTERS

1 Elm Square  
Andover, MA 01810  
(617) 470-2633  
TLX: 855249

### SOUTHEASTERN REGIONAL OFFICE

478 Ballard Drive  
Suite 35A  
Melbourne, FL 32935  
(305) 242-1821  
TWX: 62794623 or TLX: 592163

### CENTRAL HEADQUARTERS

999 Plaza Drive  
Suite 400  
Schaumburg, IL 60195  
(312) 843-1262  
TWX: 910-651-1910

### SOUTH CENTRAL REGIONAL OFFICE

5501 LBJ Freeway  
Suite 500  
Dallas, TX 75240  
(214) 458-0466 or 458-0467  
TWX: 910-861-4034

### SOUTHWESTERN REGIONAL OFFICE

12777 Valley View Street  
Suite 262  
Garden Grove, CA 92645  
(714) 891-6651 or (213) 598-3076

### NORTHWESTERN HEADQUARTERS

3236 Scott Boulevard  
P O Box 58015  
Santa Clara, CA 95052-8015  
(408) 727-6116  
TLX: 887766

## DOMESTIC SALES REPRESENTATIVES

### ALABAMA

Montgomery Marketing  
Huntsville, AL  
(205) 830-0498

### ALASKA

Quadra Sales Corp.  
Redmond, WA  
(206) 883-3550

### ARIZONA

Western High Tech Marketing  
Scottsdale, AZ  
(602) 949-0873

### ARKANSAS

Integrated Device Technology  
Dallas, TX  
(214) 458-0466

### CALIFORNIA

Addem Associates  
Carlsbad, CA  
(619) 729-9216

Bestronics Inc.  
Culver City, CA  
(213) 870-9191

Bestronics Inc.  
Irvine, CA  
(714) 261-7233

Bestronics Inc.  
Woodland Hills, CA  
(818) 704-5616

Technology Sales Inc.  
Mountain View, CA  
(415) 960-0600

### CANADA (EASTERN)

Bytewide Marketing Inc.  
Lachine, Quebec  
(514) 636-4121

Bytewide Marketing Inc.  
Mississauga, Ontario  
(416) 675-1874

### CANADA (WESTERN)

Quadra Sales Corp.  
Redmond, WA  
(206) 883-3550

### COLORADO

Waugaman Associates  
Wheat Ridge, CO  
(303) 423-1020

### CONNECTICUT

Lindco Assoc.  
Southbury, CT  
(203) 264-7200

### DELAWARE

Micro Comp Inc.  
Baltimore, MD  
(301) 247-0400

### FLORIDA

Lawrence Associates, Inc.  
Altamonte Springs, FL  
(305) 339-3855

Lawrence Associates, Inc.  
Boca Raton, FL  
(305) 368-7373

Lawrence Associates, Inc.  
Clearwater, FL  
(813) 584-8110

Lawrence Associates, Inc.  
West Melbourne, FL  
(305) 724-8294

### GEORGIA

Montgomery Marketing  
Norcross, GA  
(404) 447-6124

### HAWAII

Integrated Device Technology  
Santa Clara, CA  
(408) 727-6116

### IDAHO

Quadra Sales Corp.  
Redmond, WA  
(206) 883-3550

Waugaman Associates  
Wheat Ridge, CO  
(303) 423-1020

### ILLINOIS

Circuit Sales, Inc.  
Elmhurst, IL  
(312) 833-2242

### INDIANA

Arete Sales  
Ft. Wayne, IN  
(219) 485-2375

### IOWA

Integrated Device Technology  
Schaumburg, IL  
(312) 843-1262

### KANSAS

Design Solutions Inc.  
Augusta, KS  
(316) 775-7424

Design Solutions Inc.  
Shawnee, KS  
(913) 631-4888

### KENTUCKY

Norm Case Associates  
Rocky River, OH  
(216) 333-0400

### LOUISIANA

Integrated Device Technology  
Dallas, TX  
(214) 458-0466

### MAINE

Integrated Device Technology  
Andover, MA  
(617) 470-2633

### MARYLAND

Micro Comp Inc.  
Baltimore, MD  
(301) 247-0400

### MASSACHUSETTS

Integrated Device Technology  
Andover, MA  
(617) 470-2633

### MICHIGAN

Rathsburg Associates, Inc.  
Detroit, MI  
(313) 882-1717

### MINNESOTA

Comprehensive Technical Sales  
Minneapolis, MN  
(612) 888-7011

### MISSISSIPPI

Montgomery Marketing  
Huntsville, AL  
(205) 830-0498

### MISSOURI

Design Solutions, Inc.  
St. Louis, MO  
(314) 961-7170

### MONTANA

Quadra Sales Corp.  
Redmond, WA  
(206) 883-3550

### NEBRASKA

Design Solutions, Inc.  
Shawnee, KS  
(913) 631-4888

### NEVADA

Integrated Device Technology  
Santa Clara, CA  
(408) 727-6116

Western High Tech Marketing  
(Clark County, NV)  
Scottsdale, AZ  
(602) 949-0873

### NEW HAMPSHIRE

Integrated Device Technology  
Andover, MA  
(617) 470-2633

### NEW JERSEY

SJ Associates  
Jamaica, NY  
(215) 629-1025

### NEW MEXICO

Western High Tech Marketing  
Albuquerque, NM  
(505) 262-2461 or 262-2462

### NEW YORK

Quality Components  
Buffalo, NY  
(716) 837-5430

Quality Components  
Manlius, NY  
(315) 682-8885

SJ Associates  
Jamaica, NY  
(718) 291-3232

### NORTH CAROLINA

Montgomery Marketing  
Cary, NC  
(919) 467-6319

### OHIO

Norm Case Associates  
Rocky River, OH  
(216) 333-0400

### OKLAHOMA

Integrated Device Technology  
Dallas, TX  
(214) 458-0466

### OREGON

Quadra Sales Corp.  
Redmond, WA  
(206) 883-3550

### PENNSYLVANIA

Norm Case Associates  
Rocky River, OH  
(216) 333-0400

SJ Associates  
Jamaica, NY  
(215) 629-1025

### RHODE ISLAND

Integrated Device Technology  
Andover, MA  
(617) 470-2633

### SOUTH CAROLINA

Montgomery Marketing  
Cary, NC  
(919) 467-6319

### TEXAS

Integrated Device Technology  
Dallas, TX  
(214) 458-0466

### UTAH

Integrated Device Technology  
Santa Clara, CA  
(408) 727-6116

### VERMONT

Integrated Device Technology  
Andover, MA  
(617) 470-2633

### VIRGINIA

Micro Comp Inc.  
Baltimore, MD  
(301) 247-0400

### WASHINGTON

Quadra Sales Corp.  
Redmond, WA  
(206) 883-3550

### WEST VIRGINIA

Norm Case Associates  
Rocky River, OH  
(216) 333-0400

### WISCONSIN

Comprehensive  
Technical Sales  
Minneapolis, MN  
(612) 888-7011

### WYOMING

Waugaman Associates  
Wheat Ridge, CO  
(303) 423-1020

## AUTHORIZED DISTRIBUTORS

### ARIZONA

Zeus/Anaheim  
Anaheim, CA  
(714) 632-6880

### CALIFORNIA

Diplomat Electronics  
Chatsworth, CA  
(213) 700-8700

Diplomat Electronics  
Costa Mesa, CA  
(714) 549-8401

Diplomat Electronics  
San Diego, CA  
(619) 292-5693

Diplomat Electronics  
Sunnyvale, CA  
(408) 734-1900

Insight Electronics  
San Diego, CA  
(619) 587-0471

Zeus/Anaheim  
Anaheim, CA  
(714) 632-6880

Zeus/Santa Clara  
Santa Clara, CA  
(408) 727-0714

### COLORADO

Diplomat Electronics  
Wheat Ridge, CO  
(303) 422-9229

Zeus/Denver  
Erie, CO  
(303) 666-5423

### CONNECTICUT

Diplomat Electronics  
Danbury, CT  
(203) 797-9674

Zeus/New England  
Lexington, MA  
(617) 863-8800

### FLORIDA

Diplomat Electronics  
Clearwater, FL  
(813) 443-4514

Diplomat Electronics  
Ft. Lauderdale, FL  
(305) 974-8700

Zeus/Florida  
Bradenton, FL  
(813) 748-3125

### GEORGIA

Diplomat Electronics  
Norcross, GA  
(404) 449-4133

Zeus/Maryland  
Columbia, MD  
(301) 997-1118

### ILLINOIS

Diplomat Electronics  
Bensenville, IL  
(312) 595-1000

### MARYLAND

Diplomat Electronics  
Columbia, MD  
(301) 995-1226

Zeus/Maryland  
Columbia, MD  
(301) 997-1118

### MASSACHUSETTS

Diplomat Electronics  
Woburn, MA  
(617) 935-6611

Zeus/New England  
Lexington, MA  
(617) 863-8800

### MINNESOTA

A.C.T./Diplomat  
Plymouth, MN  
(612) 559-2500

Zeus/Components, Inc.  
Port Chester, NY  
(914) 937-7400

### NEW JERSEY

Diplomat Electronics  
Cherry Hill, NJ  
(609) 751-0518

Diplomat Electronics  
Totowa, NJ  
(201) 785-1830

Zeus/Components, Inc.  
Port Chester, NY  
(914) 937-7400

### NEW MEXICO

Zeus/Anaheim  
Anaheim, CA  
(714) 632-6880

### NEW YORK

Diplomat Electronics  
Liverpool, NY  
(315) 652-5000

Diplomat Electronics  
Melville, NY  
(516) 454-6334

Zeus/Components, Inc.  
Port Chester, NY  
(914) 937-7400

### PENNSYLVANIA

Diplomat Electronics  
Cherry Hill, NJ  
(609) 751-0518

Zeus/Components, Inc.  
Port Chester, NY  
(914) 937-7400

### TEXAS

A.C.T./Diplomat  
Austin, TX  
(512) 452-5254

A.C.T./Diplomat  
Dallas, TX  
(214) 980-1888

A.C.T./Diplomat  
Houston, TX  
(713) 975-8447

Zeus/Texas  
Richardson, TX  
(214) 783-7010

### UTAH

Diplomat Electronics  
Salt Lake City, UT  
(801) 486-4134

Zeus/Denver  
Erie, CO  
(303) 666-5423

### WASHINGTON

Zeus/Santa Clara  
Santa Clara, CA  
(408) 727-0714

## INTERNATIONAL AUTHORIZED REPRESENTATIVES

### AUSTRALIA

Protronics Pty. Ltd  
Adelaide, S.A.  
Tel.: 61-8-212-3111

### BELGIUM

Integrated Device Technology  
Surrey, UK  
Tel.: 44-372-377375

### DENMARK

C-88 A/S  
Kokkedal, Denmark  
Tel.: 02-24-48-88

### FINLAND

Turion Oy  
Helsinki, Finland  
Tel.: 90-372-144

### FRANCE

REA  
Lavallois Perret, France  
Tel.: 75-81-111

### GERMANY

Scantec GmbH  
Planegg, West Germany  
Tel.: 89-8598021-24

Topas Electronic, GmbH  
Hannover, West Germany  
Tel.: 0511-345691

### ISRAEL

Vecronics, Ltd.  
Herzlia, Israel  
Tel.: 052-556070

### ITALY

Microelit SRL  
Milan, Italy  
Tel.: 02-4690444

### Microelit SRL

Rome, Italy  
Tel.: 06-890892

### THE NETHERLANDS

Auriema  
Eindhoven, The Netherlands  
Tel.: 040-816565

### NORWAY

Eltron A/S  
Oslo, Norway  
Tel.: 02-50-06-50

### SWEDEN

Svensk Teleindustri AB  
Vallingby, Sweden  
Tel.: 08-380320

### SWITZERLAND

Anatec AG  
Zug, Switzerland  
Tel.: 042-31-54-77

### TAIWAN

Johnson Trading Company  
Taipei, Taiwan  
Tel.: 562-7302

### UNITED KINGDOM

Micro Call, Ltd.  
Thame Oxon, England  
Tel.: 44-84-421-5405